共 50 条
- [22] 3D Modeling and Electrical Characteristics of Through-Silicon-Via (TSV) in 3D Integrated Circuits 2011 12TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY AND HIGH DENSITY PACKAGING (ICEPT-HDP), 2011, : 471 - 475
- [23] THERMAL STRESS OF THROUGH SILICON VIAS AND SI CHIPS IN 3D SIP PROCEEDINGS OF THE ASME PACIFIC RIM TECHNICAL CONFERENCE AND EXHIBITION ON PACKAGING AND INTEGRATION OF ELECTRONIC AND PHOTONIC SYSTEMS, MEMS AND NEMS 2011, VOL 1, 2012, : 325 - +
- [24] Thermal Management of 3D IC Integration with TSV (Through Silicon Via) 2009 IEEE 59TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, VOLS 1-4, 2009, : 635 - +
- [25] Thermal Stresses around Void in Through Silicon Via in 3D SiP 2014 INTERNATIONAL CONFERENCE ON ELECTRONICS PACKAGING (ICEP), 2014, : 105 - 108
- [26] Thermal-Aware Cell and Through-Silicon-Via Co-Placement for 3D ICs PROCEEDINGS OF THE 48TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2011, : 670 - 675
- [27] Coupling Analysis of Through-Silicon Via (TSV) Arrays in Silicon Interposers for 3D Systems 2011 IEEE INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY (EMC), 2011, : 16 - 21
- [28] CMOS STRESS SENSOR FOR 3D INTEGRATED CIRCUITS: THERMO-MECHANICAL EFFECTS OF THROUGH SILICON VIA (TSV) ON SURROUNDING SILICON 2014 15TH INTERNATIONAL CONFERENCE ON THERMAL, MECHANICAL AND MULTI-PHYSICS SIMULATION AND EXPERIMENTS IN MICROELECTRONICS AND MICROSYSTEMS (EUROSIME), 2014,
- [30] System Design Technology Co-Optimization for 3D Integration at <5nm nodes 2021 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2021,