A co-optimization method of thermal-stress coupling 3D integrated system with through silicon via

被引:0
|
作者
Xianglong Wang
Dongdong Chen
Di Li
Yintang Yang
机构
[1] Xidian University,School of Microelectronics
关键词
Co-optimization; Support vector machine model; Thermal-stress coupling; Through silicon via; 3-dimensional integrated system;
D O I
暂无
中图分类号
学科分类号
摘要
In this paper, a co-optimization design method for thermal-stress coupling 3-dimensional integrated system with through silicon via is proposed based on the finite element method, support vector machine model and modified particle swarm optimization algorithm. In the cause of analyzing the effects of geometrical parameters (radius of through silicon via, oxide thickness and the height of oxide insolation layer) on the thermal-stress distribution, the finite element method based COMSOL software is conducted to simulate the thermal-stress coupling 3-dimensional integrated system. Based on the simulation data obtained by COMSOL, the support vector machine models are adopted to establish the database for describing the relationships between the geometrical parameters and key indexes (peak temperature, peak stress and temperature difference) to improve the design efficiency. Based on the desired key indexes of thermal-stress coupling 3-dimensional integrated system, the multi-objective evaluation function is formulated. Then, the geometrical parameters are optimized by the modified particle swarm optimization algorithm. The finite element simulation is conducted to verify the effectiveness of the proposed strategy. In three cases, the errors between the simulated and desired temperature differences are all less than 0.28 K, and the relative errors between the simulated and desired peak temperature/peak stress are all less than 4.78%, which indicates that the geometrical parameters can be optimized to control the key indexes of thermal-stress coupling 3-dimensional integrated system. Therefore, the developed method can be used in the design and manufacture of 3-dimensional integrated system.
引用
收藏
相关论文
共 50 条
  • [21] Characterization of corner/edge effects of through silicon via arrays and layout optimization in 3D integrated circuits
    Zhao, Kai
    An, Yingwei
    Sun, Xiaoxia
    Miao, Min
    Li, Zhensong
    Zhao, Yudi
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2021, 60 (SB)
  • [22] 3D Modeling and Electrical Characteristics of Through-Silicon-Via (TSV) in 3D Integrated Circuits
    Liang, Lei
    Miao, Min
    Li, Zhensong
    Xu, Shufang
    Zhang, Yuexia
    Zhang, Xiaoqing
    2011 12TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY AND HIGH DENSITY PACKAGING (ICEPT-HDP), 2011, : 471 - 475
  • [23] THERMAL STRESS OF THROUGH SILICON VIAS AND SI CHIPS IN 3D SIP
    Kinoshita, Takahiro
    Kawakami, Takashi
    Hori, Tatsuhiro
    Matsumoto, Keiji
    Kohara, Sayuri
    Orii, Yasumitsu
    Yamada, Fumiaki
    Kada, Morihiro
    PROCEEDINGS OF THE ASME PACIFIC RIM TECHNICAL CONFERENCE AND EXHIBITION ON PACKAGING AND INTEGRATION OF ELECTRONIC AND PHOTONIC SYSTEMS, MEMS AND NEMS 2011, VOL 1, 2012, : 325 - +
  • [24] Thermal Management of 3D IC Integration with TSV (Through Silicon Via)
    Lau, John H.
    Yue, Tang Gong
    2009 IEEE 59TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, VOLS 1-4, 2009, : 635 - +
  • [25] Thermal Stresses around Void in Through Silicon Via in 3D SiP
    Kinoshita, Takahiro
    Sugiura, Tomoya
    Kawakami, Takashi
    Matsumoto, Keiji
    Kohara, Sayuri
    Orii, Yasumitsu
    2014 INTERNATIONAL CONFERENCE ON ELECTRONICS PACKAGING (ICEP), 2014, : 105 - 108
  • [26] Thermal-Aware Cell and Through-Silicon-Via Co-Placement for 3D ICs
    Cong, Jason
    Luo, Guojie
    Shi, Yiyu
    PROCEEDINGS OF THE 48TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2011, : 670 - 675
  • [27] Coupling Analysis of Through-Silicon Via (TSV) Arrays in Silicon Interposers for 3D Systems
    Xie, Biancun
    Swaminathan, Madhavan
    Han, Ki Jin
    Xie, Jianyong
    2011 IEEE INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY (EMC), 2011, : 16 - 21
  • [28] CMOS STRESS SENSOR FOR 3D INTEGRATED CIRCUITS: THERMO-MECHANICAL EFFECTS OF THROUGH SILICON VIA (TSV) ON SURROUNDING SILICON
    Ewuame, Komi Atchou
    Fiori, Vincent
    Inal, Karim
    Bouchard, Pierre-Olivier
    Gallois-Garreignot, Sebastien
    Lionti, Sylvain
    Tavernier, Clement
    Jaouen, Herve
    2014 15TH INTERNATIONAL CONFERENCE ON THERMAL, MECHANICAL AND MULTI-PHYSICS SIMULATION AND EXPERIMENTS IN MICROELECTRONICS AND MICROSYSTEMS (EUROSIME), 2014,
  • [29] Co-optimization method research and comprehensive benefits analysis of regional integrated energy system
    Guo, Jiacheng
    Wu, Di
    Wang, Yuanyuan
    Wang, Liming
    Guo, Hanyuan
    APPLIED ENERGY, 2023, 340
  • [30] System Design Technology Co-Optimization for 3D Integration at <5nm nodes
    Song, S. C.
    Nallapati, Giri
    Khan, Irfan
    Nikfar, Nader
    Yan, Bohan
    Miranda, Miguel
    Lim, Bruce
    Nagarajan, Mali
    Park, Joon-Young
    Srinivas, Vaishnav
    Langari, Reza
    Chava, Bharani
    Sanaka, Venu
    Boynapalli, Venu
    Gupta, Paras
    Pandey, Shree
    Xie, Biancun
    Feng, Peijie
    Choi, Jihong
    Rakshit, Titash
    Shenoy, Ravi
    Nemani, Mahadev
    Verrilli, Colin
    Zhu, John
    Chen, Jun
    Nakamoto, Mark
    Zhao, Lily
    Sun, Yangyang
    Atallah, Francois
    Kim, Jonghae
    Attar, Rashid
    Chidambaram, Chidi
    2021 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2021,