Doping engineering to enhance the performance of double-gate pMOSFETs with ultrashort gate length (5 nm)

被引:0
作者
Afshan Khaliq
Shuo Zhang
机构
[1] Zhejiang University,
来源
Journal of Computational Electronics | 2021年 / 20卷
关键词
Double-gate (DG) ; MOSFETs; Doping engineering; Gaussian doping; Source-to-drain tunneling; Ultrashort gate length;
D O I
暂无
中图分类号
学科分类号
摘要
Enhancing the performance of Si field-effect transistors with ultrashort gate length is very challenging because of the increase of the source-to-drain tunneling and other short-channel effects. Doping engineering can affect the tunneling probability by varying the energy band profile and electric field. Full quantum ballistic simulations are performed here to study the use of doping engineering as a tool to improve the electrostatic integrity in a pMOSFETs device with a double-gate structure and a gate length of 5 nm. The simulation methodology is based on nonequilibrium Green’s functions, employing a six-band k·p Hamiltonian. The influence of the source/drain doping profile/concentration on the electric field in both the transport and confinement directions is also discussed. The trends found for the ON- to OFF-state current ratio and the switching delay differ, depending on the doping profile/concentration for high-performance and low-operating-power applications. The results of this study highlight the importance of using a Gaussian doping profile, as compared with constant doping, to improve the performance of such ultrascaled devices in terms of enhancing the subthreshold swing, reducing the drain-induced barrier lowering, and achieving low source-to-drain tunneling. The doping concentration can be optimized by controlling the source-to-drain tunneling and overcoming the source exhaustion. The selection of a certain damping factor in the Gaussian function can be used as a parameter, in addition to the peak doping concentration, to optimize the device performance.
引用
收藏
页码:1178 / 1186
页数:8
相关论文
共 81 条
[1]  
Radamson HH(2019)Miniaturization of CMOS Micromachines 10 293-55
[2]  
He X(2014)FinFETs: From devices to architectures Hindawi Publ. Corp. Adv. Electron. 2014 21-141
[3]  
Zhang Q(2002)Essential physics of carrier transport in nanoscale MOSFETs IEEE Trans. Electron Devices. 49 133-27
[4]  
Liu J(2003)MOSFETs below 10nm: quantum theory Phys. E: Low-Dimens. Sys. Nanostruct. 19 23-348
[5]  
Cui H(2016)High-current tunneling FETs with (110) orientation and a channel heterojunction IEEE Electron Device Lett. 37 345-1510
[6]  
Xiang J(2008)Modeling of nanoscale devices Proc. IEEE. 96 1509-43
[7]  
Kong Z(2015)Source/drain doping effects and performance analysis of ballistic III-V n-MOSFETs IEEE J. Electron Devices Soc. 3 37-4860
[8]  
Xiong W(2017)Effect of source-drain doping on subthreshold characteristics of short-channel DG MOSFETs IEEE Trans. Electron Devices 64 4856-679
[9]  
Li J(2011)Nanoscale SiGe-on-insulator (SGOI) MOSFET with graded doping channel for improving leakage current and hot-carrier degradation Superlattices Microstruct. 50 667-663
[10]  
Gao J(2018)Junctionless versus inversion-mode lateral semiconductor nanowire transistors J. Phys. Condens. Matter. 66 655-315