Hierarchical representation of on-chip context to reduce reconfiguration time and implementation area for coarse-grained reconfigurable architecture

被引:0
作者
YanSheng Wang
LeiBo Liu
ShouYi Yin
Min Zhu
Peng Cao
Jun Yang
ShaoJun Wei
机构
[1] Tsinghua University,Institute of Microelectronics
[2] Tsinghua University,National Laboratory for Information Science and Technology
[3] Southeast University,National ASIC System Engineering Technology Research Center
来源
Science China Information Sciences | 2013年 / 56卷
关键词
reconfigurable computing; hierarchical configuration context; REMUS HP; fast reconfiguration; context compression;
D O I
暂无
中图分类号
学科分类号
摘要
In reconfigurable system, fast reconfiguration and small size of configuration contexts are strongly required to enhance the processing performance and reduce the implementation overhead. In this paper, a hierarchical representation of contexts for CGRA called HCC is proposed to satisfy the above requirements. In HCC, the contexts are constructed in a hierarchical fashion to thoroughly eliminate the repetitive portions of the contexts, not only reducing the overall contexts storage size, but also alleviating the contexts transportation overhead. The fast context-indexing mechanism is proposed in HCC to achieve high configuration speed, since the hierarchically organized contexts can be located and accessed conveniently. HCC has been verified in a reconfigurable processor called REMUS HP. Owing to HCC, when implementing H.264 decoding on REMUS HP, 76.67% of the overall contexts are reduced compared with the traditional non-hierarchical one; and the configuration speed is averagely 23× increased compared with the latest reported optimized configuration mechanism on Virtex-4 FX60. REMUS_HP is implemented on a 48.9 mm2 silicon with TSMC 65 nm technology. Simulation shows that 1920 × 1088@30 fps could be achieved for H.264 high-profile decoding when exploiting a 200 MHz working frequency. Compared with the high performance version of XPP, the performance is 181% boosted.
引用
收藏
页码:1 / 20
页数:19
相关论文
共 14 条
[1]  
Compton K(2002)Reconfigurable computing: a survey of systems and software ACM Comput Surv 2 171-210
[2]  
Hauck S(2006)Integrating physical constraints in HW-SW partitioning for architectures with partial dynamic reconfiguration IEEE Trans Very Large Scale Integr (VLSI) Syst 14 1189-1202
[3]  
Banerjee S(2010)A heterogeneous digital signal processor for dynamically reconfigurable computing IEEE J Solid-State Circuit 45 1615-1626
[4]  
Bozorgzadeh E(2009)A self-reconfigurable platform for scalable DCT computation using compressed partial bitstreams and blockRAM prefetching IEEE Trans Circ Syst Video Technol 19 1623-1632
[5]  
Dutt N D(2010)Dynamic context compression for low-power coarse-grained reconfigurable architecture IEEE Trans Very Large Scale Integr (VLSI) Syst 18 15-28
[6]  
Rossi D(2005)Configuration compression for FPGA-based embedded systems IEEE Trans Very Large Scale Integr (VLSI) Syst 13 1394-1398
[7]  
Campi F(undefined)undefined undefined undefined undefined-undefined
[8]  
Spolzino S(undefined)undefined undefined undefined undefined-undefined
[9]  
Huang J(undefined)undefined undefined undefined undefined-undefined
[10]  
Lee J H(undefined)undefined undefined undefined undefined-undefined