共 14 条
[1]
Compton K(2002)Reconfigurable computing: a survey of systems and software ACM Comput Surv 2 171-210
[2]
Hauck S(2006)Integrating physical constraints in HW-SW partitioning for architectures with partial dynamic reconfiguration IEEE Trans Very Large Scale Integr (VLSI) Syst 14 1189-1202
[3]
Banerjee S(2010)A heterogeneous digital signal processor for dynamically reconfigurable computing IEEE J Solid-State Circuit 45 1615-1626
[4]
Bozorgzadeh E(2009)A self-reconfigurable platform for scalable DCT computation using compressed partial bitstreams and blockRAM prefetching IEEE Trans Circ Syst Video Technol 19 1623-1632
[5]
Dutt N D(2010)Dynamic context compression for low-power coarse-grained reconfigurable architecture IEEE Trans Very Large Scale Integr (VLSI) Syst 18 15-28
[6]
Rossi D(2005)Configuration compression for FPGA-based embedded systems IEEE Trans Very Large Scale Integr (VLSI) Syst 13 1394-1398
[7]
Campi F(undefined)undefined undefined undefined undefined-undefined
[8]
Spolzino S(undefined)undefined undefined undefined undefined-undefined
[9]
Huang J(undefined)undefined undefined undefined undefined-undefined
[10]
Lee J H(undefined)undefined undefined undefined undefined-undefined