Parallel architecture for accelerating affine transform in high-speed imaging systems

被引:0
作者
Pradyut Kumar Biswal
Pulak Mondal
Swapna Banerjee
机构
[1] Indian Institute of Technology Kharagpur,Department of Electronics and Electrical Engineering
来源
Journal of Real-Time Image Processing | 2013年 / 8卷
关键词
Affine transform; Optical quadrature microscopy; Multiplane image stabilization; Digital camera; Parallel processing; FPGA;
D O I
暂无
中图分类号
学科分类号
摘要
Affine transform is widely used in the high speed image processing systems. This transform plays an important role in various high speed applications like Optical quadrature microscopy (OQM), image stabilisation in digital camera and image registration etc. In these applications, transformations of image consume most of the execution time. Hence, for high speed imaging systems, acceleration of Affine transform is very much sought for. In this paper, the pipelined architecture implementation of a proposed inherent parallel algorithm for Affine transform has been presented. The acceleration of the image transformation will help in reducing the processing time of high speed imaging systems. The architecture is mapped in Field programmable gate array (FPGA) and the result shows that the proposed algorithm is almost 4 times faster than the conventional algorithm while retaining the image quality. Using the proposed algorithm, an image of size 1,920 × 1,080 can be transformed with a frame rate of 540 frames per second and the multiplane image synthesis for image stabilisation on the same digital image can be performed with a frame rate of 65 fps.
引用
收藏
页码:69 / 79
页数:10
相关论文
共 40 条
[1]  
Badawy W(2002)A multiplication-free algorithm and a parellel architecture for affine transformation J VLSI Signal Process 31 173-184
[2]  
Bayoumi M(1995)A multi-ASIC real-time implementation of the two dimensional affine transform with a bilinear interpolation scheme J VLSI Signal Process 10 261-273
[3]  
Bentum M(1996)Cellular architecture for affine transforms on raster images IEE Proc Comput Digi Tech 143 103-110
[4]  
Samsom M(2010)An efficient architecture for 3-D discrete wavelet transform IEEE Trans Circ Syst Video Technol 20 286-296
[5]  
Slump C(1989)Comparison at high spatial frequencies of two-pass and one-pass geometric transformation algorithms Comput Vision Graph Image Process 46 267-283
[6]  
Biswas G(1995)VLSI implementation of an efficient ASIC architecture for real time rotation of digital images Int J Pattern Recognition Artif Intell 9 449-462
[7]  
Dutta P(2008)FPGA implementation of a real-time biologically inspired image enhancement algorithm J Real-Time Image Process 3 269-287
[8]  
Krishna P(2009)High performance motion detection: some trends toward new embedded architectures for vision systems J Real-Time Image Process 4 127-146
[9]  
Sengupta I(2007)High performance FPGA-based image correlation J Real-Time Image Process 2 223-233
[10]  
Das A(2011)An efficient pass-parallel architecture for embedded block coder in JPEG 2000 IEEE Trans Circ Syst Video Technol 21 825-836