共 40 条
[1]
Badawy W(2002)A multiplication-free algorithm and a parellel architecture for affine transformation J VLSI Signal Process 31 173-184
[2]
Bayoumi M(1995)A multi-ASIC real-time implementation of the two dimensional affine transform with a bilinear interpolation scheme J VLSI Signal Process 10 261-273
[3]
Bentum M(1996)Cellular architecture for affine transforms on raster images IEE Proc Comput Digi Tech 143 103-110
[4]
Samsom M(2010)An efficient architecture for 3-D discrete wavelet transform IEEE Trans Circ Syst Video Technol 20 286-296
[5]
Slump C(1989)Comparison at high spatial frequencies of two-pass and one-pass geometric transformation algorithms Comput Vision Graph Image Process 46 267-283
[6]
Biswas G(1995)VLSI implementation of an efficient ASIC architecture for real time rotation of digital images Int J Pattern Recognition Artif Intell 9 449-462
[7]
Dutta P(2008)FPGA implementation of a real-time biologically inspired image enhancement algorithm J Real-Time Image Process 3 269-287
[8]
Krishna P(2009)High performance motion detection: some trends toward new embedded architectures for vision systems J Real-Time Image Process 4 127-146
[9]
Sengupta I(2007)High performance FPGA-based image correlation J Real-Time Image Process 2 223-233
[10]
Das A(2011)An efficient pass-parallel architecture for embedded block coder in JPEG 2000 IEEE Trans Circ Syst Video Technol 21 825-836