Investigation of Noise Characteristics in Gate-Source Overlap Tunnel Field-Effect Transistor

被引：0
作者：
Sanjeet Kumar Sinha
Sweta Chander
Rekha Chaudhary
机构：
[1] Lovely Professional University,School of Electronic and Electrical Engineering
来源：
Silicon | 2022年 / 14卷
关键词：
Band-to-band tunneling (BTBT); Hetero-junction; Gate-overlap; Noise analysis;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
The analog circuit performance of tunnel field-effect-transistor (TFET) can be improved by implementing the concept of gate-source overlap. This paper investigates the impact of variation in gate-source overlap length on ON current, leakage current, capacitance and noise spectral density. Further the analysis has been carried out by excluding and including the effect of Gaussian traps. As the gate fully overlaps the source region a high ON current of 2.42*10−4 A/μm, low leakage current of 9.61*10−12 A/μm, ION/IOFF ratio of 108, sub-threshold slope (SS) of 37 mV/dec are obtained. The optimised gate-source overlap length is 60 nm as it shows good electrostatic control and the maximum value of ON-current is achieved but the noise spectral density slightly increases for fully overlapped gate-source region.
引用
收藏
页码：10661 / 10668
页数：7
相关论文
共 127 条
  • [1] Sarkar A(2012)Effect of gate engineering in double-gate MOSFETs for analog/RF applications Microelectron J 43 873-882
  • [2] Das AK(2004)Design of 50-nm vertical MOSFET incorporating a dielectric pocket IEEE Trans Electron Devices 51 158-161
  • [3] De S(2020)Improvement of electrical characteristics of SiGe source based tunnel FET device Silicon 13 3209-3215
  • [4] Sarkar CK(2020)Optimization of negative-capacitance vertical-tunnel FET (NCVT-FET) IEEE Trans Electron Devices 67 2593-2599
  • [5] Donaghy D(2015)A tunnel dielectric-based tunnel FET IEEE Electron Device Lett 36 966-968
  • [6] Hall S(2020)A novel extended source TFET with δp+-SiGe layer Silicon 12 2273-2281
  • [7] De Groot CH(2018)Approach to suppress ambipolarity and improve RF and linearity performances on ED-tunnel FET Micro Nano Lett 13 684-689
  • [8] Kunz VD(2020)Extended-source double-gate tunnel FET with improved DC and analog/RF performance IEEE Trans Electron Devices 67 1873-1879
  • [9] Ashburn P(2016)A hetero-dielectric stack gate SOI-TFET with back gate and its application as a digital inverter Superlattice Microst 92 37-51
  • [10] Pindoo IA(2018)Negative capacitance gives a positive boost Nat Nanotechnol 13 7-8
12345678910