Energy-Awareness and Performance Management with Parallel Dataflow Applications

被引:0
作者
Simon Holmbacka
Erwan Nogues
Maxime Pelcat
Sébastien Lafond
Daniel Menard
Johan Lilius
机构
[1] Turku Centre for Computer Science,IETR Image Group
[2] INSA de Rennes,Faculty of Science and Engineering
[3] Åbo Akademi University,undefined
来源
Journal of Signal Processing Systems | 2017年 / 87卷
关键词
Power management; Dataflow; Parallelism; Multi-core;
D O I
暂无
中图分类号
学科分类号
摘要
Applications have traditionally been executed as fast as possible (Race-to-Idle) and mapped to as many cores as possible (Fair scheduling) to minimize the energy consumption. With modern hardware, this method has become inefficient because of the power characteristics of the platforms. Instead, applications should utilize an optimal combination of clock frequency and number of cores to balance the dynamic and static power. Such approaches have been difficult to achieve since resource allocation is based only on CPU utilization. Resources are then allocated to prohibit over utilization rather than following software performance requirements. By adjusting the clock frequency directly according to software requirements and activating CPU cores according to the application parallelism, significant energy can be saved by lowering the average power dissipation. To enforce these recommendations, this paper provides means of expressing performance and parallelism in applications for more tight integration with the power management to balance the execution speed and mapping on multi-core systems. An interface between the applications and the hardware resources is provided in combination with a novel power management runtime system called Bricktop. A signal processing case study demonstrates real-world energy savings up to 50 % without performance degradation.
引用
收藏
页码:33 / 48
页数:15
相关论文
共 29 条
[1]  
Aydin H(2004)Power-aware scheduling for periodic real-time tasks IEEE Transactions on Computers 53 584-600
[2]  
Melhem R(2003)How does control timing affect performance? Analysis and simulation of timing using Jitterbug and TrueTime IEEE Control Systems Magazine 23 16-30
[3]  
Mosse D(1992)Low-power cmos digital design. Solid-State Circuits Journal of IEEE 27 473-484
[4]  
Mejia-Alvarez P(2010)On the interplay of parallelization, program performance, and energy consumption. Parallel and Distributed Systems Transactions on IEEE 21 342-353
[5]  
Cervin A(1997)Snopt An sqp algorithm for large-scale constrained optimization SIAM Journal on Optimization 12 979-1006
[6]  
Henriksson D(2011)Parallel approach of sobel edge detector on multicore platform International Journal of Computers and Communications Issue 4 236-244
[7]  
Lincoln B(2008)A safari through the mpsoc run-time management jungle Journal of Signal Processing Systems 60 251-268
[8]  
Eker J(2009)An open framework for rapid prototyping of signal processing applications EURASIP journal on embedded systems 2009 11-undefined
[9]  
Årzén KE(undefined)undefined undefined undefined undefined-undefined
[10]  
Chandrakasan A(undefined)undefined undefined undefined undefined-undefined