Two novel low-power and high-speed dynamic carbon nanotube full-adder cells

被引:0
|
作者
Mehdi Bagherizadeh
Mohammad Eshghi
机构
[1] Science and Research Branch of Islamic Azad University,
[2] Shahid Beheshti University,undefined
来源
Nanoscale Research Letters | / 6卷
关键词
carbon nanotube transistor; dynamic full adder; low power; high speed;
D O I
暂无
中图分类号
学科分类号
摘要
In this paper, two novel low-power and high-speed carbon nanotube full-adder cells in dynamic logic style are presented. Carbon nanotube field-effect transistors (CNFETs) are efficient in designing a high performance circuit. To design our full-adder cells, CNFETs with three different threshold voltages (low threshold, normal threshold, and high threshold) are used. First design generates SUM and COUT through separate transistors, and second design is a multi-output dynamic full adder. Proposed full adders are simulated using HSPICE based on CNFET model with 0.9 V supply voltages. Simulation result shows that the proposed designs consume less power and have low power-delay product compared to other CNFET-based full-adder cells.
引用
收藏
相关论文
共 50 条
  • [41] A novel low-power, high-speed carry look ahead adder utilizing 11-T hybrid full adder module based 4:2 compressor unit for low-power applications
    Halder, Nimai
    Mukherjee, Biswarup
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2025, 123 (02)
  • [42] Energy efficient low-power full-adder by 65 nm CMOS technology in ALU
    Kumar, Suresh N.
    Paramasivam, K.
    CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE, 2019, 31 (12):
  • [43] VLSI implementation of a low-power high-speed self-timed adder
    Corsonello, P
    Perri, S
    Cocorullo, G
    INTEGRATED CIRCUIT DESIGN, PROCEEDINGS: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2000, 1918 : 195 - 204
  • [44] A Novel Low-Power and High-Speed Dynamic CMOS Logic Circuit Technique
    Sharroush, Sherif M.
    Abdalla, Yasser S.
    Dessouki, Ahmed A.
    El-Badawy, El-Sayed A.
    NRSC: 2009 NATIONAL RADIO SCIENCE CONFERENCE: NRSC 2009, VOLS 1 AND 2, 2009, : 606 - 613
  • [45] High-Speed and Low-Power VLSI-Architecture for Inexact Speculative Adder
    Shrestha, Rahul
    2017 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), 2017,
  • [46] An Enhanced Low-Power High-Speed Adder For Error-Tolerant Application
    Zhu, Ning
    Goh, Wang Ling
    Yeo, Kiat Seng
    PROCEEDINGS OF THE 2009 12TH INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS (ISIC 2009), 2009, : 400 - 403
  • [47] A Novel High-Speed, Low-Power CNTFET-Based Inexact Full Adder Cell for Image Processing Application of Motion Detector
    Mehrabani, Yavar Safaei
    Mirzaee, Reza Faghih
    Zareei, Zahra
    Daryabari, Seyedeh Mohtaram
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2017, 26 (05)
  • [48] A 14-transistor low power high-speed full adder cell
    Khatibzadeh, AA
    Raahemifar, K
    CCECE 2003: CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, VOLS 1-3, PROCEEDINGS: TOWARD A CARING AND HUMANE TECHNOLOGY, 2003, : 163 - 166
  • [49] Symmetrical, low-power, and high-speed 1-bit full adder cells using 32nm CNFET technology
    Shafiabadi, M.H.
    Mehrabani, Y. Safaei
    International Journal of Engineering, Transactions A: Basics, 2015, 28 (10): : 1196 - 1203
  • [50] A Ternary Full Adder Cell Based on Carbon Nanotube FET for High-Speed Arithmetic Units
    Ghanatghestani, Mokhtar Mohammadi
    Ghavami, Behnam
    Pedram, Hossein
    JOURNAL OF NANOELECTRONICS AND OPTOELECTRONICS, 2018, 13 (03) : 368 - 377