共 50 条
- [42] Energy efficient low-power full-adder by 65 nm CMOS technology in ALU CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE, 2019, 31 (12):
- [43] VLSI implementation of a low-power high-speed self-timed adder INTEGRATED CIRCUIT DESIGN, PROCEEDINGS: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2000, 1918 : 195 - 204
- [44] A Novel Low-Power and High-Speed Dynamic CMOS Logic Circuit Technique NRSC: 2009 NATIONAL RADIO SCIENCE CONFERENCE: NRSC 2009, VOLS 1 AND 2, 2009, : 606 - 613
- [45] High-Speed and Low-Power VLSI-Architecture for Inexact Speculative Adder 2017 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), 2017,
- [46] An Enhanced Low-Power High-Speed Adder For Error-Tolerant Application PROCEEDINGS OF THE 2009 12TH INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS (ISIC 2009), 2009, : 400 - 403
- [48] A 14-transistor low power high-speed full adder cell CCECE 2003: CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, VOLS 1-3, PROCEEDINGS: TOWARD A CARING AND HUMANE TECHNOLOGY, 2003, : 163 - 166
- [49] Symmetrical, low-power, and high-speed 1-bit full adder cells using 32nm CNFET technology International Journal of Engineering, Transactions A: Basics, 2015, 28 (10): : 1196 - 1203