Two novel low-power and high-speed dynamic carbon nanotube full-adder cells

被引:0
|
作者
Mehdi Bagherizadeh
Mohammad Eshghi
机构
[1] Science and Research Branch of Islamic Azad University,
[2] Shahid Beheshti University,undefined
来源
Nanoscale Research Letters | / 6卷
关键词
carbon nanotube transistor; dynamic full adder; low power; high speed;
D O I
暂无
中图分类号
学科分类号
摘要
In this paper, two novel low-power and high-speed carbon nanotube full-adder cells in dynamic logic style are presented. Carbon nanotube field-effect transistors (CNFETs) are efficient in designing a high performance circuit. To design our full-adder cells, CNFETs with three different threshold voltages (low threshold, normal threshold, and high threshold) are used. First design generates SUM and COUT through separate transistors, and second design is a multi-output dynamic full adder. Proposed full adders are simulated using HSPICE based on CNFET model with 0.9 V supply voltages. Simulation result shows that the proposed designs consume less power and have low power-delay product compared to other CNFET-based full-adder cells.
引用
收藏
相关论文
共 50 条
  • [1] Two novel low-power and high-speed dynamic carbon nanotube full-adder cells
    Bagherizadeh, Mehdi
    Eshghi, Mohammad
    NANOSCALE RESEARCH LETTERS, 2011, 6 : 1 - 7
  • [2] Two novel ultra high speed carbon nanotube Full-Adder cells
    Navi, Keivan
    Momeni, Amir
    Sharifi, Fazel
    Keshavarzian, Peiman
    IEICE ELECTRONICS EXPRESS, 2009, 6 (19): : 1395 - 1401
  • [3] A Low-Power High-Speed Hybrid Full Adder
    Mewada, Manan
    Zaveri, Mazad
    2016 20TH INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AND TEST (VDAT), 2016,
  • [4] Survey and evaluation of low-power full-adder cells
    Sayed, A
    Al-Asaad, H
    ESA'04 & VLSI'04, PROCEEDINGS, 2004, : 332 - 338
  • [5] A novel low-power full-adder cell for low voltage
    Navi, Keivan
    Maeen, Mehrdad
    Foroutan, Vahid
    Timarchi, Somayeh
    Kavehei, Omid
    INTEGRATION-THE VLSI JOURNAL, 2009, 42 (04) : 457 - 467
  • [6] HIGH-SPEED FULL-ADDER CIRCUIT
    FURLAN, J
    ELECTRONIC ENGINEERING, 1979, 51 (627): : 21 - 21
  • [7] A novel 10-transisitor low-power high-speed full adder cell
    Lu, JM
    Shu, Y
    Lin, ZH
    Wang, L
    SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1 AND 2, PROCEEDINGS, 2001, : 1155 - 1158
  • [8] An alternative logic approach to implement high-speed low-power full adder cells
    Aguirre, M
    Linares, M
    SBCCI 2005: 18TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, 2005, : 166 - 171
  • [9] Low-power high-speed full adder for portable electronic applications
    Tung, C. -K.
    Shieh, S. -H.
    Cheng, C. -H.
    ELECTRONICS LETTERS, 2013, 49 (17) : 1063 - 1064
  • [10] Low-power logic styles for full-adder circuits
    Quintana, JM
    Avedillo, MJ
    Jiménez, R
    Rodríguez-Villegas, E
    ICECS 2001: 8TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-III, CONFERENCE PROCEEDINGS, 2001, : 1417 - 1420