SMASHUP: a toolchain for unified verification of hardware/software co-designs

被引:3
作者
Lugou F. [1 ]
Apvrille L. [1 ]
Francillon A. [2 ]
机构
[1] Télécom ParisTech, Université Paris-Saclay, Sophia Antipolis
[2] EURECOM, Campus SophiaTech, Sophia Antipolis
关键词
Embedded system verification; Hardware/software co-design; ProVerif; Security; Tools;
D O I
10.1007/s13389-016-0145-2
中图分类号
学科分类号
摘要
Critical and privacy-sensitive applications of smart and connected objects such as health-related objects are now common, thus raising the need to design these objects with strong security guarantees. Many recent works offer practical hardware-assisted security solutions that take advantage of a tight cooperation between hardware and software to provide system-level security guarantees. Formally and consistently proving the efficiency of these solutions raises challenges since software and hardware verifications approaches generally rely on different representations. The paper first sketches an ideal security verification solution naturally handling both hardware and software components. Next, it proposes an evaluation of formal verification methods that have already been proposed for mixed hardware/software systems, with regards to the ideal method. At last, the paper presents a conceptual approach to this ideal method relying on ProVerif, and applies this approach to a remote attestation system (SMART). © 2016, Springer-Verlag Berlin Heidelberg.
引用
收藏
页码:63 / 74
页数:11
相关论文
共 31 条
[1]  
Allamigeon X., Blanchet B., Reconstruction of attacks against cryptographic protocols, 18th IEEE Workshop on Computer Security Foundations, 2005 (CSFW-18, (2005)
[2]  
Apvrille L., Roudier Y., SysML-Sec: A SysML environment for the design and development of secure embedded systems, APCOSEC, (2013)
[3]  
Arias O., Davi L., Hanreich M., Jin Y., Koeberl P., Paul D., Sadeghi A.R., Sullivan D., HAFIX: hardware-assisted flow integrity extension, 52nd Design Automation Conference (DAC), (2015)
[4]  
Armstrong R.C., Punnoose R.J., Wong M.H., Mayo J.R., Survey of existing tools for formal verification, (2014)
[5]  
Biere A., Cimatti A., Clarke E., Zhu Y., Symbolic model checking without BDDs, Tools and Algorithms for the Construction and Analysis of Systems, (1999)
[6]  
Blanchet B., An efficient cryptographic protocol verifier based on prolog rules, Proceedings 14th IEEE Computer Security Foundations Workshop, (2001)
[7]  
Blanchet B., Smyth B., Cheval V., Automatic Cryptographic Protocol Verifier, User Manual and Tutorial. CNRS, Departement dInformatique, (2015)
[8]  
Brumley D., Jager I., Avgerinos T., Schwartz E., BAP: a binary analysis platform, Proceedings of the 23rd International Conference on Computer Aided Verification, (2011)
[9]  
Camurati P., Prinetto P., Formal verification of hardware correctness: introduction and survey of current research, Computer, 21, 7, pp. 8-19, (1988)
[10]  
Clarke E., Grumberg O., Jha S., Lu Y., Veith H., Counterexample-guided abstraction refinement, Computer Aided Verification, (2000)