A 3D multilayer optical network on chip based on mesh topology

被引:0
作者
Kexin Zhu
Huaxi Gu
Yintang Yang
Wei Tan
Bowen Zhang
机构
[1] Xidian University,State Key Laboratory of Integrated Service Network
[2] Xidian University,Institute of microelectronics
来源
Photonic Network Communications | 2016年 / 32卷
关键词
Optical router; Network on chip; 3D topology;
D O I
暂无
中图分类号
学科分类号
摘要
Optical Network-on-Chip (ONoC) is becoming a promising solution for high performance on chip interconnection, which draws much attention from many researchers. ONoC combined with 3D integration technology can address some issues of two-dimensional ONoC such as long distance and limited scalability, which have been shown to be effective solutions for further promoting the performance of ONoC. However, the infeasibility of most existing routers with four or five ports poses a problem in 3D optical interconnect as seven-port optical routers are required in 3D networks. To solve this problem, in this paper, we propose a 3D multilayer optical network on chip (3D MONoC) based on Votex, a non-blocking optical router with seven ports. We describe the optical router and the 3D network in detail. The proposed router architecture not only realizes 3D interconnection and can be utilized in most 3D ONoC, but also can be beneficial in achieving smaller area, lower cost of ONoC. We compare Votex with the traditional 7×7\documentclass[12pt]{minimal} \usepackage{amsmath} \usepackage{wasysym} \usepackage{amsfonts} \usepackage{amssymb} \usepackage{amsbsy} \usepackage{mathrsfs} \usepackage{upgreek} \setlength{\oddsidemargin}{-69pt} \begin{document}$$7\times 7$$\end{document} optical router based on crossbar, which indicated that Votex can save cost. Moreover, we make a comparison of 3D MONoC employing Votex against its 2D counterpart. Simulation results show that the performance including ETE delay and throughput of 3D MONoC can be improved.
引用
收藏
页码:293 / 299
页数:6
相关论文
共 67 条
  • [1] Pamunuwa D(2004)A study on the implementation of 2-D mesh-based networks-on-chip in the nanometre regime Integr. VLSI J. 38 3-17
  • [2] Öberg J(2013)Virtual network planning for converged optical and data centers: ideas and challenges Network IEEE 27 52-58
  • [3] Zheng LR(2012)Exploiting new Interconnect technologies in on-chip communication IEEE J Emerg Sel. Top. Circuits Syst. 2 124-136
  • [4] Millberg M(2012)A generic optical router design for photonic network-on-chips J. Lightwave Technol. 30 368-376
  • [5] Jantsch A(2014)A hierarchical optical network-on-chip using central-controlled subnet and wavelength assignment J. Lightwave Technol. 32 930-938
  • [6] Tenhunen H(2015)RPNoC: a ring-based packet-switched optical network-on-chip Photon. Technol. Lett. IEEE 27 423-426
  • [7] Hou W(2009)Networks-on-chip in a three-dimensional environment: a performance evaluation IEEE Trans. Comput. 58 32-45
  • [8] Guo L(2012)On-chip network-enabled multicore platforms targeting maximum likelihood phylogeny reconstruction IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 31 1061-1073
  • [9] Liu Y(2013)CusNoC: fast full-chip custom NoC generation IEEE Trans. VLSI Syst. 21 692-705
  • [10] Song Q(2015)Reuse-based optimization for prebond and post-bond testing of 3-D-stacked ICs IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 34 122-135