An overview of today’s high-level synthesis tools

被引:0
作者
Wim Meeus
Kristof Van Beeck
Toon Goedemé
Jan Meel
Dirk Stroobandt
机构
[1] Ghent University and imec,Electronics and Information Systems
[2] Lessius Mechelen,Campus de Nayer
来源
Design Automation for Embedded Systems | 2012年 / 16卷
关键词
Electronic system-level; High-level synthesis;
D O I
暂无
中图分类号
学科分类号
摘要
High-level synthesis (HLS) is an increasingly popular approach in electronic design automation (EDA) that raises the abstraction level for designing digital circuits. With the increasing complexity of embedded systems, these tools are particularly relevant in embedded systems design. In this paper, we present our evaluation of a broad selection of recent HLS tools in terms of capabilities, usability and quality of results. Even though HLS tools are still lacking some maturity, they are constantly improving and the industry is now starting to adopt them into their design flows.
引用
收藏
页码:31 / 51
页数:20
相关论文
共 31 条
[1]  
Cong J(2011)High-level synthesis for FPGAs: from prototyping to deployment IEEE Trans Comput-Aided Des Integr Circuits Syst 30 473-491
[2]  
Liu B(2009)Guest editors’ introduction: raising the abstraction level of hardware design IEEE Des Test Comput 26 4-6
[3]  
Neuendorffer S(2009)An introduction to high-level synthesis IEEE Des Test Comput 26 8-17
[4]  
Noguera J(1983)New VLSI tools Computer 16 11-14
[5]  
Vissers K(2009)Electronic system-level synthesis methodologies IEEE Trans Comput-Aided Des Integr Circuits Syst 28 1517-1530
[6]  
Zhang Z(2008)A case study: quantitative evaluation of c-based high-level synthesis systems EURASIP J Embed Syst 2008 18-25
[7]  
Coussy P(2009)High-level synthesis: past, present, and future IEEE Des Test Comput 26 144-144116
[8]  
Takach A(1965)Cramming more components onto integrated circuits Electronics 38 34-45
[9]  
Coussy P(2009)Lessons and experiences with high-level synthesis IEEE Des Test Comput 26 undefined-undefined
[10]  
Gajski DD(undefined)undefined undefined undefined undefined-undefined