共 24 条
[1]
Riley TA(1993)Delta-Sigma modulation in fractional-N frequency synthesis IEEE Journal of Solid-State Circuits 28 553-559
[2]
Copeland MA(2000)A CMOS monolithic Σ∆-controlled fractional-N frequency synthesizer for DCS-1800 IEEE Journal of Solid-State Circuits 37 835-844
[3]
Kwasniewski TA(2004)A 700-kHz bandwidth ΣΔ fractional synthesizer with spurs compensation and linearization techniques for WCDMA applications IEEE Journal of Solid-State Circuits 39 1446-1454
[4]
De Muer B(2000)A low-noise fast-lock phase-locked loop with adaptive bandwidth control IEEE Journal of Solid-State Circuits 35 1137-1145
[5]
Steyaert M(2005)Enhanced phase noise modeling of fractional-N frequency synthesizers IEEE Transactions on Circuits and Systems I 52 379-395
[6]
Temporiti E(2006)Closed-loop nonlinear modeling of wide band S? fractional-N frequency synthesizers IEEE Transactions on Microwave Theory and Techniques 54 3654-3663
[7]
Albasini G(2003)Techniques for in-band phase noise reduction in ΣΔ synthesizers IEEE Transactions on Circuits and Systems. II, Analog and Digital Signal Processing 50 794-803
[8]
Bietti I(2000)A 1.1-GHz CMOS fractional-N frequency synthesizer with a 3-b third-order modulator IEEE Journal of Solid-State Circuits 35 1453-1460
[9]
Lee J(undefined)undefined undefined undefined undefined-undefined
[10]
Kim B(undefined)undefined undefined undefined undefined-undefined