Scaled AAN for Fixed-Point Multiplier-Free IDCT

被引:0
|
作者
P. P. Zhu
J. G. Liu
S. K. Dai
G. Y. Wang
机构
[1] Huazhong University of Science and Technology,State Key Lab for Multi
[2] Huaqiao University,Spectral Information Processing Technologies, Institute for Pattern Recognition and Artificial Intelligence
来源
EURASIP Journal on Advances in Signal Processing | / 2009卷
关键词
Information Technology; Quantum Information; Discrete Cosine Transform; Mobile Communication; Efficient Algorithm;
D O I
暂无
中图分类号
学科分类号
摘要
An efficient algorithm derived from AAN algorithm (proposed by Arai, Agui, and Nakajima in 1988) for computing the Inverse Discrete Cosine Transform (IDCT) is presented. We replace the multiplications in conventional AAN algorithm with additions and shifts to realize the fixed-point and multiplier-free computation of IDCT and adopt coefficient and compensation matrices to improve the precision of the algorithm. Our 1D IDCT can be implemented by 46 additions and 20 shifts. Due to the absence of the multiplications, this modified algorithm takes less time than the conventional AAN algorithm. The algorithm has low drift in decoding due to the higher computational precision, which fully complies with IEEE 1180 and ISO/IEC 23002-1 specifications. The implementation of the novel fast algorithm for 32-bit hardware is discussed, and the implementations for 24-bit and 16-bit hardware are also introduced, which are more suitable for mobile communication devices.
引用
收藏
相关论文
共 50 条
  • [1] Scaled AAN for Fixed-Point Multiplier-Free IDCT
    Zhu, P. P.
    Liu, J. G.
    Dai, S. K.
    Wang, G. Y.
    EURASIP JOURNAL ON ADVANCES IN SIGNAL PROCESSING, 2009,
  • [2] Multiplier-Free Parallel Fixed-Point Adaptive Equalizer for Real-Time Digital Coherent Communication
    Xu, Jialin
    Li, Yan
    Hong, Xiaobin
    Qiu, Jifang
    Zuo, Yong
    Li, Wei
    Guo, Hongxiang
    Wu, Jian
    IEEE COMMUNICATIONS LETTERS, 2021, 25 (07) : 2380 - 2384
  • [3] ON THE MULTIPLIER OF A REPELLING FIXED-POINT
    GOLDBERG, LR
    INVENTIONES MATHEMATICAE, 1994, 118 (01) : 85 - 108
  • [4] ON THE FIXED-POINT ERROR ANALYSIS OF SEVERAL FAST IDCT ALGORITHMS
    YUN, ID
    LEE, SU
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1995, 42 (11): : 685 - 693
  • [5] Fixed-point multiplier evaluation and design with FPGA
    Yu, WWH
    Xing, SZ
    RECONFIGURABLE TECHNOLOGY: FPGAS FOR COMPUTING AND APPLICATIONS, 1999, 3844 : 153 - +
  • [6] Multiplier-free feedforward networks
    Khan, AH
    PROCEEDING OF THE 2002 INTERNATIONAL JOINT CONFERENCE ON NEURAL NETWORKS, VOLS 1-3, 2002, : 2698 - 2703
  • [7] Area Efficient Sequential Decimal Fixed-point Multiplier
    Liu Han
    Amir Kaivani
    Seok-Bum Ko
    Journal of Signal Processing Systems, 2014, 75 : 39 - 46
  • [8] Optimization methodology for the width of the fixed-point decimal multiplier
    Yuan, Bo
    Liu, Hongxia
    Xi'an Dianzi Keji Daxue Xuebao/Journal of Xidian University, 2013, 40 (05): : 113 - 118
  • [9] Area Efficient Sequential Decimal Fixed-point Multiplier
    Han, Liu
    Kaivani, Amir
    Ko, Seok-Bum
    JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2014, 75 (01): : 39 - 46
  • [10] An Efficient Fixed-Point Multiplier Based on CORDIC Algorithm
    Khurshid, Burhan
    Khan, Javeed Jeelani
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2021, 30 (05)