Advances in machine learning and deep learning applications towards wafer map defect recognition and classification: a review

被引:0
作者
Tongwha Kim
Kamran Behdinan
机构
[1] University of Toronto,Advanced Research Laboratory for Multifunctional Lightweight Structures (ARL
来源
Journal of Intelligent Manufacturing | 2023年 / 34卷
关键词
Wafer Map; Semiconductor manufacturing; Machine learning; Deep learning; Defect recognition; Defect classification;
D O I
暂无
中图分类号
学科分类号
摘要
With the high demand and sub-nanometer design for integrated circuits, surface defect complexity and frequency for semiconductor wafers have increased; subsequently emphasizing the need for highly accurate fault detection and root-cause analysis systems as manual defect diagnosis is more time-intensive, and expensive. As such, machine learning and deep learning methods have been integrated to automated inspection systems for wafer map defect recognition and classification to enhance performance, overall yield, and cost-efficiency. Concurrent with algorithm and hardware advances, in particular the onset of neural networks like the convolutional neural network, the literature for wafer map defect detection exploded with new developments to address the limitations of data preprocessing, feature representation and extraction, and model learning strategies. This article aims to provide a comprehensive review on the advancement of machine learning and deep learning applications for wafer map defect recognition and classification. The defect recognition and classification methods are introduced and analyzed for discussion on their respective advantages, limitations, and scalability. The future challenges and trends of wafer map detection research are also presented.
引用
收藏
页码:3215 / 3247
页数:32
相关论文
共 264 条
[1]  
Adly F(2015)Simplified subspaced regression network for identification of defect patterns in semiconductor wafer maps IEEE Transactions on Industrial Informatics 11 1267-1276
[2]  
Alhussein O(2015)Randomized general regression network for identification of defect patterns in semiconductor wafer maps IEEE Transactions on Semiconductor Manufacturing 28 145-152
[3]  
Yoo PD(2018)Identifying wafer-level systematic failure patterns via unsupervised learning IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 37 832-844
[4]  
Al-Hammadi Y(2021)Analysis of Bayesian optimization algorithms for big data classification based on Map Reduce framework Journal of Big Data 8 81-2097
[5]  
Taha K(2012)Development pattern recognition model for the classification of circuit probe wafer maps on semiconductors IEEE Transactions on Components, Packaging and Manufacturing Technology 2 2089-373
[6]  
Muhaidat S(2020)Automated detection and classification of defective and abnormal dies in wafer images Applied Sciences 10 3423-170
[7]  
Jeong Y-S(2020)Detecting and measuring defects in wafer die using GAN and YOLOv3 Applied Sciences 10 8725-2338
[8]  
Lee U(2000)A neural-network approach to recognize defect spatial pattern in semiconductor fabrication IEEE Transactions on Semiconductor Manufacturing 13 366-3287
[9]  
Ismail M(2019)Convolutional neural network for wafer surface defect classification and the detection of unknown defect class IEEE Transactions on Semiconductor Manufacturing 32 163-1865
[10]  
Adly F(2013)A system for online detection and classification of wafer bin map defect patterns for manufacturing intelligence International Journal of Production Research 51 2324-183271