Modeling Resolution of Resources Contention in Synchronous Data Flow Graphs

被引:0
作者
Marco Lattuada
Fabrizio Ferrandi
机构
[1] Politecnico di Milano,Dipartimento di Elettronica, Informazione e Bioingegneria
来源
Journal of Signal Processing Systems | 2015年 / 80卷
关键词
Synchronous data flow graphs; Data transfers; Buffers; Contention;
D O I
暂无
中图分类号
学科分类号
摘要
Synchronous Data Flow graphs are widely adopted in the designing of streaming applications, but were originally formulated to describe only how an application is partitioned and which data are exchanged among different tasks. Since Synchronous Data Flow graphs are often used to describe and evaluate complete design solutions, missing information (e.g., mapping, scheduling, etc.) has to be included in them by means of further actors and channels to obtain accurate evaluations. To address this issue preserving the simplicity of the representation, techniques that model data transfer delays by means of ad-hoc actors have been proposed, but they model independently each communication ignoring contentions. Moreover, they do not usually consider at all delays due to buffer contentions, potentially overestimating the throughput of a design solution. In this paper a technique to extend Synchronous Data Flow graphs by adding ad-hoc actors and channels to model resolution of resources contentions is proposed. The results show that the number of added actors and channels is limited but that they can significantly increase the Synchronous Data Flow graph accuracy.
引用
收藏
页码:39 / 47
页数:8
相关论文
共 30 条
  • [1] Lee EA(1987)Synchronous data flow Proceedings of the IEEE 75 1235-1245
  • [2] Messerschmitt DG(2013)Schedule-Extended Synchronous Dataflow Graphs IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 32 1495-1508
  • [3] Damavandpeyma M(1994)Massively parallel computing systems with real time constraints: The algorithm architecture adequation methodology Massively parallel computing systems 44 2-6
  • [4] Stuijk S(2002)Intermediate representations for design automation of multiprocessor dsp systems Design Automation for Embedded Systems 7 307-323
  • [5] Basten T(2006)Throughput analysis of synchronous data flow graphs Sixth International Conference on Application of Concurrency to System Design, ACSD 2006 25 28-30
  • [6] Geilen M(1987)Static scheduling of synchronous data flow programs for digital signal processing IEEE Transactions on Computers 36 24-35
  • [7] Corporaal H(2008)Throughput-buffering trade-off exploration for cyclo-static and synchronous dataflow graphs IEEE Transaction on Computers 57 1331-1345
  • [8] Sorel Y(2002)Fractional rate dataflow model and efficient code synthesis for multimedia applications SIGPLAN Notices 37 12-17
  • [9] Bambha NK(1999)Synthesis of embedded software from synchronous dataflow specifications Journal VLSI Signal Processes Systems 21 151-166
  • [10] Kianzad V(undefined)undefined undefined undefined undefined-undefined