A new high-speed, high-resolution open-loop CMOS sample and hold

被引:0
作者
Alireza Abolhasani
Mohammad Tohidi
Khayrollah Hadidi
Abdollah Khoei
机构
[1] Urmia University,Microelectronics Research Laboratory
来源
Analog Integrated Circuits and Signal Processing | 2014年 / 78卷
关键词
Sample and hold circuit; High linear; High speed sampling; Analog to digital converter;
D O I
暂无
中图分类号
学科分类号
摘要
A new open loop, high resolution CMOS sample and hold (S/H) circuit is introduced in this article. This circuit is constructed based on a new method which leads to a great reduction in dependency of the storing charge of the holding capacitors to the charge injection of transistors. It is a combination of dummy switches and auxiliary capacitors in order to decrease the voltage spikes that are produced during the sampling mode. Due to the high linearity feature of our proposed design in comparison with previous works, it is reached to a great improvement in signal to noise and distortion ratio up to about 15 dB and it’s ENOB is equivalent with about 16 bits. Another advantages of our proposed design are it’s lower power dissipation and it’s high input voltage range. Also the optimum functionality of our proposed circuit does not damaged by the threshold voltage’s variations in different corners. As our proposed S/H circuit has been designed in open loop structure, it is suitable for high speed applications.
引用
收藏
页码:409 / 419
页数:10
相关论文
共 17 条
[1]  
Mousazadeh M(2008)A novel open-loop high-speed CMOS sample-and-hold AEU International Journal of Electronics and Communi-cations 62 588-596
[2]  
Hadidi KH(1997)A 3-V 5.4 mW BiCMOS track and hold circuit with sampling frequency up to 150 MHz IEEE Journal of Solid-State Circuits 32 926-932
[3]  
Khoei A(2011)Analysis and design of a low-voltage, low-power, high-precision, class-AB current-mode subthreshold CMOS sample and hold circuit IEEE Transactions on Circuits and Systems I 58 1615-1626
[4]  
Schillaci L(2001)A 10-b 185 MS/s track-and-hold in 0.35 μm CMOS IEEE Journal of Solid-State Circuits 36 195-203
[5]  
Baschirotto A(2005)A 1.5-V 50-MHz pseudodifferential CMOS sample-and-hold circuit with low hold pedestal IEEE Transactions on Circuits and Systems I 52 1752-1757
[6]  
Castello R(2001)Fully differential switched-current memory cell with low charge-injection errors IEE Proceedings Circuits Devices and Systems 148 157-163
[7]  
Sawigun C(2008)A current-mode circuit with a linearized input V/I conversion scheme and the realization of a 2/2.5 V operational, 100MS/s, MOS SHA IEEE Transactions on Circuits and Systems I 55 2178-2187
[8]  
Serdijn WA(undefined)undefined undefined undefined undefined-undefined
[9]  
Boni A(undefined)undefined undefined undefined undefined-undefined
[10]  
Pierazzi A(undefined)undefined undefined undefined undefined-undefined