Negative Capacitance Ferroelectric FET Based on Short Channel Effect for Low Power Applications

The electrical properties of ferroelectric (Fe) FETs with Negative Capacitance (NC) have been explored theoretically at temperatures ranging from -280 to +360 degrees Celsius. Temperature influences ferroelectric thin film surface potential amplification with a fixed thickness, according to the findings. As the temperature of the ferroelectric NC effect rises, the device's transfer and output qualities deteriorate. The findings of this work could be used in the future to help improve FeFET design and performance for applications that require low power dissipation. The NC effect in symmetric long channel double-gate Junctionless transistors with two gates is predicted using an analytical model based on the charge principle. We explored the effect of ferroelectric thickness on I-V characteristics to better understand ferroelectric materials. In our model, positive capacitance lowers short channel effects while enhancing current overdrive, resulting in lower power consumption and more efficient transistor size scaling. Based on our calculations for a long channel Junctionless with NC, the device's ON current will be six times higher than that of a Junctionless FET. We use oxygen ion mobility to explain sub-60 mV/dec results in thin-film Ta2O5/ZnO transistors with dynamic gate bias sweep. The oxygen ions in Ta2O5 direct the model in dynamic gate bias sweep, resulting in NC. When achieving a sub 60 mV/decade subthreshold slope, the study finishes by revealing design tradeoffs that give an engineer or physicist insight into the current status of ferroelectric nanowires and ferroelectric FETs' uses and limitations.