共 88 条
- [1] Sodani A(2016)Knights landing: Second-generation intel xeon phi product IEEE Micro 36 34-46
- [2] Gramunt R(2018)The celerity open-source 511-Core RISC-V tiered accelerator fabric: fast architectures and design methodologies for fast chips IEEE Micro 38 30-41
- [3] Corbal J(2015)Truenorth: Design and tool flow of a 65 mw 1 million neuron programmable neurosynaptic chip IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 34 1537-1557
- [4] Kim H-S(2009)On-chip networks Synthesis Lectures on Computer Architecture 4 1-141
- [5] Vinod K(2014)Floorplan optimization of fat-tree-based networks-on-chip for chip multiprocessors IEEE Transactions on Computers 63 1446-1459
- [6] Chinthamani S(2003)Trends and challenges in VLSI circuit reliability Micro, IEEE 23 14-19
- [7] Hutsell S(2011)Modeling and mitigating transient errors in logic circuits IEEE Transactions on Dependable and Secure Computing 8 537-547
- [8] Agarwal R(2014)A soft error tolerant network-on-chip router pipeline for multi-core systems IEEE Computer Architecture Letters 14 107-110
- [9] Liu Y-C(2016)An energy-efficient noc router with adaptive fault-tolerance using channel slicing and on-demand tmr IEEE Transactions on Emerging Topics in Computing 6 538-550
- [10] Davidson S(2010)Self-adaptive system for addressing permanent errors in on-chip interconnects Very Large Scale Integration (VLSI) Systems, IEEE Transactions on 18 527-540