Methods to Increase Fault Tolerance of Combinational Integrated Microcircuits by Redundancy Coding

被引:1
|
作者
Gavrilov S.V. [1 ]
Gurov S.I. [2 ,3 ]
Zhukova T.D. [1 ]
Rukhlov V.S. [2 ,3 ]
Ryzhova D.I. [1 ]
Tel’pukhov D.V. [2 ,3 ]
机构
[1] Institute for Design Problems in Microelectronics of Russian Academy of Sciences, Moscow
[2] Faculty of Computational Mathematics and Cybernetics, Moscow State University, Moscow
[3] Faculty of Computational Mathematics and Cybernetics, Moscow State University, Moscow
关键词
coding of information; combinational circuits; fault tolerance;
D O I
10.1007/s10598-017-9372-3
中图分类号
学科分类号
摘要
Increasing the operating reliability of integrated microcircuits (IMC) remains, on the whole, an unsolved design problem. An important aspect of this problem is the stability of the circuits under transient faults (malfunctions) in large integrated circuits. Faults appear due to various disturbances: radiation, supply voltage jumps, signal degradation over time, etc. Investigations show that the probability of an error due to these factors may vary between very wide limits: from less than 0.1% for large circuits and up to 30% for very small circuits. In this article, we consider various methods of enhancing the fault tolerance of combinational circuits and also assess the effect of a single fault and a stuck-at fault on circuit operation for the case of combinational circuits from the ISCAS’85 set. © 2017, Springer Science+Business Media, LLC.
引用
收藏
页码:400 / 406
页数:6
相关论文
共 50 条
  • [41] Study of Fault Tolerance Methods for Hardware Implementations of Convolutional Neural Networks
    R. A. Solovyev
    A. L. Stempkovsky
    D. V. Telpukhov
    Optical Memory and Neural Networks, 2019, 28 : 82 - 88
  • [42] Enhanced Fault Tolerance of Dual Three-Phase Permanent Magnet Motor With Three-Redundancy Control
    Huang, Linsen
    Zhao, Wenxiang
    Ji, Jinghua
    Tao, Tao
    Du, Yuxuan
    Zhang, Qiang
    IEEE TRANSACTIONS ON ENERGY CONVERSION, 2023, 38 (03) : 2211 - 2222
  • [43] Increased Fault-Tolerance and Real-time Performance Resiliency for Stream Processing Workloads through Redundancy
    Tran, Geoffrey Phi C.
    Walters, John Paul
    Crago, Stephen P.
    2019 IEEE INTERNATIONAL CONFERENCE ON SERVICES COMPUTING (IEEE SCC 2019), 2019, : 51 - 55
  • [44] Automated synthesis of multiple analog circuits using evolutionary computation for redundancy-based fault-tolerance
    Kim, Kyung-Joong
    Cho, Sung-Bae
    APPLIED SOFT COMPUTING, 2012, 12 (04) : 1309 - 1321
  • [45] Clustered Fault Tolerance TSV Planning for 3-D Integrated Circuits
    Xu, Qi
    Chen, Song
    Xu, Xiaodong
    Yu, Bei
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2017, 36 (08) : 1287 - 1300
  • [46] Providing a new approach to increase fault tolerance in cloud computing using fuzzy logic
    Rezaeipanah A.
    Mojarad M.
    Fakhari A.
    International Journal of Computers and Applications, 2022, 44 (02): : 139 - 147
  • [47] Integrated Replication-Checkpoint Fault Tolerance Approach of Mobile Agents "IRCFT"
    Sweiti, Suzanne
    Al Dweik, Amal
    INTERNATIONAL ARAB JOURNAL OF INFORMATION TECHNOLOGY, 2016, 13 (1A) : 150 - 155
  • [49] Toward a Smart Cloud: A Review of Fault-Tolerance Methods in Cloud Systems
    Mukwevho, Mukosi Abraham
    Celik, Turgay
    IEEE TRANSACTIONS ON SERVICES COMPUTING, 2021, 14 (02) : 589 - 605
  • [50] Fault Tolerance Properties of Gossip-Based Distributed Orthogonal Iteration Methods
    Strakova, Hana
    Niederbrucker, Gerhard
    Gansterer, Wilfried N.
    2013 INTERNATIONAL CONFERENCE ON COMPUTATIONAL SCIENCE, 2013, 18 : 189 - 198