Methods to Increase Fault Tolerance of Combinational Integrated Microcircuits by Redundancy Coding

被引：1

作者：

Gavrilov S.V. ^{[1
]}

Gurov S.I. ^{[2
,3
]}

Zhukova T.D. ^{[1
]}

Rukhlov V.S. ^{[2
,3
]}

Ryzhova D.I. ^{[1
]}

Tel’pukhov D.V. ^{[2
,3
]}

机构：

[1] Institute for Design Problems in Microelectronics of Russian Academy of Sciences, Moscow

[2] Faculty of Computational Mathematics and Cybernetics, Moscow State University, Moscow

[3] Faculty of Computational Mathematics and Cybernetics, Moscow State University, Moscow

来源：

Computational Mathematics and Modeling | 2017年 / 28卷 / 3期

关键词：

coding of information; combinational circuits; fault tolerance;

D O I：

10.1007/s10598-017-9372-3

中图分类号：

学科分类号：

摘要：

Increasing the operating reliability of integrated microcircuits (IMC) remains, on the whole, an unsolved design problem. An important aspect of this problem is the stability of the circuits under transient faults (malfunctions) in large integrated circuits. Faults appear due to various disturbances: radiation, supply voltage jumps, signal degradation over time, etc. Investigations show that the probability of an error due to these factors may vary between very wide limits: from less than 0.1% for large circuits and up to 30% for very small circuits. In this article, we consider various methods of enhancing the fault tolerance of combinational circuits and also assess the effect of a single fault and a stuck-at fault on circuit operation for the case of combinational circuits from the ISCAS’85 set. © 2017, Springer Science+Business Media, LLC.

引用

页码：400 / 406

页数：6

共 50 条

[31] Integrated Load Balancing Approach for Fault Tolerance in MPLS Networks
Singh, Ravindra Kumar
Chaudhari, Narendra S.
2013 INTERNATIONAL CONFERENCE ON COMMUNICATION SYSTEMS AND NETWORK TECHNOLOGIES (CSNT 2013), 2013, : 295 - 298
[32] Enhancing transient fault tolerance in embedded systems through an OS task level redundancy approach
Asghari, Seyyed Amir
Marvasti, Mohammadreza Binesh
Rahmani, Amir M.
FUTURE GENERATION COMPUTER SYSTEMS-THE INTERNATIONAL JOURNAL OF ESCIENCE, 2018, 87 : 58 - 65
[33] Development of a high redundancy actuator with direct driven linear electromechanical actuators for fault-tolerance
Manohar, G. Arun
Vasu, V.
Srikanth, K.
INTERNATIONAL CONFERENCE ON ROBOTICS AND SMART MANUFACTURING (ROSMA2018), 2018, 133 : 932 - 939
[34] Fortune: A New Fault-Tolerance TSV Configuration in Router-Based Redundancy Structure
Xu, Qi
Geng, Hao
Ni, Tianming
Chen, Song
Yu, Bei
Kang, Yi
Wen, Xiaoqing
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2022, 41 (10) : 3182 - 3187
[35] Byzantine Fault-Tolerance in Federated Local SGD Under 2f-Redundancy
Gupta, Nirupam
Doan, Thinh T.
Vaidya, Nitin
IEEE TRANSACTIONS ON CONTROL OF NETWORK SYSTEMS, 2023, 10 (04): : 1669 - 1681
[36] Coded Network Function Virtualization: Fault Tolerance via In-Network Coding
Al-Shuwaili, A.
Simeone, O.
Kliewer, J.
Popovski, P.
IEEE WIRELESS COMMUNICATIONS LETTERS, 2016, 5 (06) : 644 - 647
[37] Redundancy Does Not Imply Fault Tolerance: Analysis of Distributed Storage Reactions to File-System Faults
Ganesan, Aishwarya
Alagappan, Ramnatthan
Arpaci-Dusseau, Andrea C.
Arpaci-Dusseau, Remzi H.
ACM TRANSACTIONS ON STORAGE, 2017, 13 (03)
[38] Resource Relation Map based Fault Diagnosis and Fault Tolerance Methods for Home Network Environments
Kim, Jeu Young
Lee, Ji Hyun
Son, Ji-Yeon
Park, Jun-Hee
2013 15TH ASIA-PACIFIC NETWORK OPERATIONS AND MANAGEMENT SYMPOSIUM (APNOMS), 2013,
[39] Modeling and simulation of a high-redundancy direct-driven linear electromechanical actuator for fault-tolerance under various fault conditions
Gollapudi, Arun Manohar
Velagapudi, Vasu
Korla, Srikanth
ENGINEERING SCIENCE AND TECHNOLOGY-AN INTERNATIONAL JOURNAL-JESTECH, 2020, 23 (05): : 1171 - 1181
[40] Study of Fault Tolerance Methods for Hardware Implementations of Convolutional Neural Networks
Solovyev, R. A.
Stempkovsky, A. L.
Telpukhov, D., V
OPTICAL MEMORY AND NEURAL NETWORKS, 2019, 28 (02) : 82 - 88

← 1 2 3 4 5 →