Methods to Increase Fault Tolerance of Combinational Integrated Microcircuits by Redundancy Coding

被引：1

作者：

Gavrilov S.V. ^{[1
]}

Gurov S.I. ^{[2
,3
]}

Zhukova T.D. ^{[1
]}

Rukhlov V.S. ^{[2
,3
]}

Ryzhova D.I. ^{[1
]}

Tel’pukhov D.V. ^{[2
,3
]}

机构：

[1] Institute for Design Problems in Microelectronics of Russian Academy of Sciences, Moscow

[2] Faculty of Computational Mathematics and Cybernetics, Moscow State University, Moscow

[3] Faculty of Computational Mathematics and Cybernetics, Moscow State University, Moscow

来源：

Computational Mathematics and Modeling | 2017年 / 28卷 / 3期

关键词：

coding of information; combinational circuits; fault tolerance;

D O I：

10.1007/s10598-017-9372-3

中图分类号：

学科分类号：

摘要：

Increasing the operating reliability of integrated microcircuits (IMC) remains, on the whole, an unsolved design problem. An important aspect of this problem is the stability of the circuits under transient faults (malfunctions) in large integrated circuits. Faults appear due to various disturbances: radiation, supply voltage jumps, signal degradation over time, etc. Investigations show that the probability of an error due to these factors may vary between very wide limits: from less than 0.1% for large circuits and up to 30% for very small circuits. In this article, we consider various methods of enhancing the fault tolerance of combinational circuits and also assess the effect of a single fault and a stuck-at fault on circuit operation for the case of combinational circuits from the ISCAS’85 set. © 2017, Springer Science+Business Media, LLC.

引用

页码：400 / 406

页数：6

共 50 条

[1] The Analysis of Logic Resynthesis Methods to Increase the Fault Tolerance of Combinational Circuits for Single Failures
Vasilyev, Nikolay O.
Zapletina, Mariya A.
Ivanova, Galina A.
PROCEEDINGS OF THE 2021 IEEE CONFERENCE OF RUSSIAN YOUNG RESEARCHERS IN ELECTRICAL AND ELECTRONIC ENGINEERING (ELCONRUS), 2021, : 2050 - 2053
[2] Double Modular Redundancy (DMR) Based Fault Tolerance Technique for Combinational Circuits
Sheikh, Ahmad T.
El-Maleh, Aiman H.
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2018, 27 (06)
[3] A Fault Tolerance Technique for Combinational Circuits Based on Selective-Transistor Redundancy
Sheikh, Ahmad T.
El-Maleh, Aiman H.
Elrabaa, Muhammad E. S.
Sait, Sadiq M.
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2017, 25 (01) : 224 - 237
[4] Methods of Increasing the Fault-Tolerance of Control Unit by Introducing Hardware Redundancy
Soloviev, A.
Stempkovsky, A.
Kaleev, D.
2015 Internet Technologies and Applications (ITA) Proceedings of the Sixth International Conference (ITA 15), 2015, : 37 - 40
[5] Linear Network Coding and Parallel Transmission Increase Fault Tolerance and Optical Reach
Chen, Xiaomin
Engelmann, Anna
Jukan, Admela
Medard, Muriel
JOURNAL OF OPTICAL COMMUNICATIONS AND NETWORKING, 2017, 9 (04) : 244 - 256
[6] Redundant Logic Insertion and Fault Tolerance Improvement in Combinational Circuits
Balasubramanian, P.
Naayagi, R. T.
2017 INTERNATIONAL CONFERENCE ON CIRCUITS, SYSTEM AND SIMULATION (ICCSS 2017), 2017, : 6 - 13
[7] FPGA Based Dual Redundancy CAN Controller with Fault Tolerance
Jacintha, V
Shakthimurugan, K. H.
Kripakaran, V.
Lokeshwaran, S.
2018 4TH INTERNATIONAL CONFERENCE ON ELECTRICAL ENERGY SYSTEMS (ICEES), 2018, : 667 - 671
[8] Redundancy and fault-tolerance in grasping and manipulation by multifingered hands
Li, LY
Gruver, WA
Zhang, TH
8TH INTERNATIONAL CONFERENCE ON ADVANCED ROBOTICS, 1997 PROCEEDINGS - ICAR'97, 1997, : 325 - 330
[9] Modeling and simulation of high redundancy actuator for fault-tolerance
Manohar, G. Arun
Vasu, V.
Srikanth, K.
MATERIALS TODAY-PROCEEDINGS, 2018, 5 (09) : 18867 - 18873
[10] FAULT TOLERANCE IN LINEAR SYSTOLIC ARRAYS USING TIME REDUNDANCY
MAJUMDAR, A
RAGHAVENDRA, CS
BREUER, MA
IEEE TRANSACTIONS ON COMPUTERS, 1990, 39 (02) : 269 - 276

← 1 2 3 4 5 →