A multi-step etch method for fabricating slightly tapered through-silicon vias based on modified Bosch process

被引:0
|
作者
Pengrong Lin
Xiaochen Xie
Yong Wang
Binhao Lian
Guoqi Zhang
机构
[1] Beijing Microelectronics Technology Institute,Department of Microelectronics
[2] Delft University of Technology,undefined
来源
Microsystem Technologies | 2019年 / 25卷
关键词
D O I
暂无
中图分类号
学科分类号
摘要
In this paper, a multi-step etching method based on Bosch process was investigated to fabricate a slightly tapered via. The diameter of vias was scaled from 40 to 100 µm. Isotropic etching step was added into Bosch process to control the angle of the tapered vias. The slope angle could be adjusted by changing the time settings of isotropic etching step. The influence of the platen temperature was also studied. The passivation and etching steps are extremely sensitive to temperature. Silicon grass could be formed at low temperature. The two different processes of isotropic SF6 etching and Cl2/HBr etching were also compared. The wrinkles and cracks were observed on the surface after treatment with isotropic SF6 etching. The Cl2/HBr etching method is much better for removing the scallops.
引用
收藏
页码:2693 / 2698
页数:5
相关论文
共 22 条
  • [1] A multi-step etch method for fabricating slightly tapered through-silicon vias based on modified Bosch process
    Lin, Pengrong
    Xie, Xiaochen
    Wang, Yong
    Lian, Binhao
    Zhang, Guoqi
    MICROSYSTEM TECHNOLOGIES-MICRO-AND NANOSYSTEMS-INFORMATION STORAGE AND PROCESSING SYSTEMS, 2019, 25 (07): : 2693 - 2698
  • [2] The application of dry photoresists in fabricating cost-effective tapered through-silicon vias and redistribution lines in a single step
    Dixit, Pradeep
    Salonen, Jaakko
    Pohjonen, Harri
    Monnoyer, Philippe
    JOURNAL OF MICROMECHANICS AND MICROENGINEERING, 2011, 21 (02)
  • [3] Quantitative Evaluation Method for Etch Sidewall Profile of Through-Silicon Vias (TSVs)
    Son, Seung-Nam
    Hong, Sang Jeen
    ETRI JOURNAL, 2014, 36 (04) : 616 - 623
  • [4] Effect of Process Gases on Fabricating Tapered Through-Silicon vias by Continuous SF6/O2/Ar Plasma Etching
    Dixit, Pradeep
    Vahanen, Sami
    Salonen, Jaakko
    Monnoyer, Philippe
    ECS JOURNAL OF SOLID STATE SCIENCE AND TECHNOLOGY, 2012, 1 (03) : P107 - P116
  • [5] ROLE OF PROCESS GASES IN MAKING TAPERED THROUGH-SILICON VIAS FOR 3D MEMS PACKAGING
    Dixit, Pradeep
    Vahanen, Sami
    Salonen, Jaakko
    Monnoyer, Philippe
    2012 7TH INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE (IMPACT), 2012,
  • [6] Development of a novel deep silicon tapered via etch process for through-silicon interconnection in 3-D integrated systems
    Nagarajan, Ranganathan
    Ebin, Liao
    Dayong, Lee
    Seng, Soh Chee
    Prasad, Krishnamachar
    Balasubramanian, N.
    56TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE 2006, VOL 1 AND 2, PROCEEDINGS, 2006, : 383 - +
  • [7] Multi-Defect Classification and Localization of Through-Silicon Vias Based on Active Infrared Excitation
    Nie Lei
    Liu Jianglin
    Zhang Ming
    Luo Renxing
    LASER & OPTOELECTRONICS PROGRESS, 2024, 61 (12)
  • [8] Simultaneous filling of through silicon vias (TSVs) with different aspect ratios using multi-step direct current density
    Wang, Zhaoyu
    Wang, Hong
    Cheng, Ping
    Ding, Guifu
    Zhao, Xiaolin
    JOURNAL OF MICROMECHANICS AND MICROENGINEERING, 2014, 24 (08)
  • [9] Universal closed-form expression based on magnetic flux density for the inductance of Tapered Through-Silicon Vias (T-TSVs)
    Mei, Zheng
    Dong, Gang
    Yang, Yintang
    Zheng, Junping
    Chai, Jingrui
    Zhu, Weijun
    MICROELECTRONICS JOURNAL, 2017, 63 : 20 - 26
  • [10] Transmission characteristics of multi-walled carbon nanotube-based through-silicon vias considering temperature effects
    Su, Jinrong
    Chen, Xinwei
    Han, Liping
    Yang, Rongcao
    Zhang, Wenmei
    IET MICROWAVES ANTENNAS & PROPAGATION, 2017, 11 (10) : 1424 - 1431