Quantifying Error in Dynamic Power Estimation of CMOS Circuits

被引：0

作者：

Puneet Gupta

Andrew B. Kahng

Swamy Muddu

机构：

[1] UC San Diego,Department of Electrical and Computer Engineering

[2] UC San Diego,Department of Computer Science and Engineering

来源：

Analog Integrated Circuits and Signal Processing | 2005年 / 42卷

关键词：

power; crosstalk; coupling;

D O I：

暂无

中图分类号：

学科分类号：

摘要：

Conventional power estimation techniques are prone to many sources of error. With increasing dominance of coupling capacitances, capacitive coupling potentially contributes significantly to power consumption in the deep sub-micron regimes. We analyze potential sources of inaccuracy in power estimation, focusing on those due to coupling. Our results suggest that traditional power estimates can be off by as much as 50%.

引用

页码：253 / 264

页数：11

共 50 条

[41] Noise estimation for deep sub-micron integrated circuits
陈彬
杨华中
汪惠
ScienceinChina(SeriesF:InformationSciences), 2001, (05) : 396 - 400
[42] Noise estimation for deep sub-micron integrated circuits
Bin Chen
Huazhong Yang
Hui Wang
Science in China Series : Information Sciences, 2001, 44 (5): : 396 - 400
[43] Order of power of planar circuits implementing Boolean functions
Kalachev, Gleb V.
DISCRETE MATHEMATICS AND APPLICATIONS, 2014, 24 (04) : 185 - 205
[44] Quantifying Error Sources that Affect Long-Term Accuracy of Doppler Velocity Logs
Taudien, Jerker
Bilen, Sven G.
OCEANS 2016 MTS/IEEE MONTEREY, 2016,
[45] Power estimation techniques for FPGAs
Anderson, JH
Najm, FN
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2004, 12 (10) : 1015 - 1027
[46] Quantifying the Relative Contribution of the Heterozygous Class to QTL Detection Power
McClosky, Benjamin
Ma, Xiwen
Tanksley, Steven D.
STATISTICAL APPLICATIONS IN GENETICS AND MOLECULAR BIOLOGY, 2011, 10 (01):
[47] Power-Delay-Error-Efficient Approximate Adder for Error-Resilient Applications
Kumar, Vinay
Singh, Ankit
Upadhyay, Shubham
Kumar, Binod
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2019, 28 (10)
[48] New Noise Tolerance Improvement Techniques for Dynamic Logic Circuits
Paliwal, Viveka
Chandel, Rajeevan
Sarkar, Sankar
JOURNAL OF ACTIVE AND PASSIVE ELECTRONIC DEVICES, 2013, 8 (01): : 65 - 77
[49] Noise-rejection model based on charge-transfer equation for digital CMOS circuits
Korshak, A
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2004, 23 (10) : 1460 - 1465
[50] Geiger-Mode Avalanche Photodiode Arrays Integrated to All-Digital CMOS Circuits
Aull, Brian
SENSORS, 2016, 16 (04)

← 1 2 3 4 5 →