Quantifying Error in Dynamic Power Estimation of CMOS Circuits

被引：0
|
作者：
Puneet Gupta
Andrew B. Kahng
Swamy Muddu
机构：
[1] UC San Diego,Department of Electrical and Computer Engineering
[2] UC San Diego,Department of Computer Science and Engineering
来源：
Analog Integrated Circuits and Signal Processing | 2005年 / 42卷
关键词：
power; crosstalk; coupling;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
Conventional power estimation techniques are prone to many sources of error. With increasing dominance of coupling capacitances, capacitive coupling potentially contributes significantly to power consumption in the deep sub-micron regimes. We analyze potential sources of inaccuracy in power estimation, focusing on those due to coupling. Our results suggest that traditional power estimates can be off by as much as 50%.
引用
收藏
页码：253 / 264
页数：11
相关论文
共 50 条
  • [21] A new approach to power estimation and reduction in CMOS digital circuits
    Brzozowski, Ireneusz
    Kos, Andrzej
    INTEGRATION-THE VLSI JOURNAL, 2008, 41 (02) : 219 - 237
  • [22] A new approach on power estimation of CMOS sequential logic circuits
    Zhu, N
    Zhou, RD
    Yang, XZ
    1998 5TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY PROCEEDINGS, 1998, : 488 - 491
  • [23] Basic experimentation on accuracy of power estimation for CMOS VLSI circuits
    Ishihara, T
    Yasuura, H
    1996 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN - DIGEST OF TECHNICAL PAPERS, 1996, : 117 - 120
  • [24] Statistical Estimation of Leakage Power Bounds in CMOS VLSI Circuits
    Bountas, Dimitrios
    Evmorfopoulos, Nestor
    Dimitriou, George
    Dadaliaris, Antonios
    Floros, George
    Stamoulis, Georgios
    25TH PAN-HELLENIC CONFERENCE ON INFORMATICS WITH INTERNATIONAL PARTICIPATION (PCI2021), 2021, : 312 - 317
  • [25] Nonparametric estimation of average power dissipation in CMOS VLSI circuits
    Yuan, LP
    Teng, CC
    Kang, SM
    PROCEEDINGS OF THE IEEE 1996 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 1996, : 225 - 228
  • [26] Statistical power estimation of CMOS logic circuits with variable errors
    Park, YH
    Park, ES
    ELECTRONICS LETTERS, 1998, 34 (11) : 1054 - 1056
  • [27] Novel ATPG approach to maximum power estimation of CMOS circuits
    Luo, Zu-Ying
    Min, Ying-Hua
    Yang, Shi-Yuan
    Jisuanji Yanjiu yu Fazhan/Computer Research and Development, 2001, 38 (12):
  • [28] Power estimation and reduction of CMOS circuits considering gate delay
    Ueda, H
    Kinoshita, K
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 1999, E82D (01) : 301 - 308
  • [29] New approach on power estimation of CMOS sequential logic circuits
    Zhu, Ning
    Zhou, Run-de
    Yang, Xing-zi
    International Conference on Solid-State and Integrated Circuit Technology Proceedings, 1998, : 488 - 491
  • [30] On quantifying the figures of merit of power-gating for leakage power minimization in nanometer CMOS circuits
    Sathanur, A.
    Calimera, A.
    Pullini, A.
    Benini, L.
    Macii, A.
    Macii, E.
    Poncino, M.
    PROCEEDINGS OF 2008 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-10, 2008, : 2761 - +
12345