Compact models and computation of crosstalk for sub-threshold interconnect circuits

被引:0
|
作者
Rohit Dhiman
Rajeevan Chandel
机构
[1] National Institute of Technology,Department of Electronics & Communication Engineering
关键词
Very large scale integration (VLSI); Ultra-low power; Sub-threshold; Interconnects; Crosstalk; Complementary metal-oxide semiconductor (CMOS);
D O I
暂无
中图分类号
学科分类号
摘要
In this paper, an analytical framework to model crosstalk in sub-threshold regime of buffer driven coupled interconnects has been presented. Sub-threshold current model is used to represent the transistor. Propagation delay and timing are determined for the conditions when inputs to the coupled interconnect are switching in-phase and out-of-phase. Analytical expressions governing peak noise have also been presented. A comparative analysis of the analytical results with SPICE simulations shows that the proposed models capture waveform shape, propagation delay, timing and noise peaks with good accuracy. It is also analyzed that crosstalk is influenced by variation in the interconnect parameters namely length, width, adjacent spacing and buffer size.
引用
收藏
页码:637 / 652
页数:15
相关论文
共 50 条
  • [1] Compact models and computation of crosstalk for sub-threshold interconnect circuits
    Dhiman, Rohit
    Chandel, Rajeevan
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2015, 82 (03) : 637 - 652
  • [2] Compact models and delay computation of sub-threshold interconnect circuits
    Rohit Dhiman
    Rohit Sharma
    Rajeevan Chandel
    Analog Integrated Circuits and Signal Processing, 2015, 84 : 53 - 65
  • [3] Compact models and delay computation of sub-threshold interconnect circuits
    Dhiman, Rohit
    Sharma, Rohit
    Chandel, Rajeevan
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2015, 84 (01) : 53 - 65
  • [4] Investigating crosstalk in sub-threshold circuits
    Nanua, Mini
    Blaauw, David
    ISQED 2007: PROCEEDINGS OF THE EIGHTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, 2007, : 639 - +
  • [5] Interconnect Technique for Sub-Threshold Circuits using Negative Capacitance Effect
    Rahaman, Md Sajjad
    Chowdhury, Masud H.
    2009 52ND IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 2009, : 1122 - 1125
  • [6] Sub-Threshold Charge Recovery Circuits
    Khatir, Mehrdad
    Mohammadi, Hassan Ghasemzadeh
    Ejlali, Alireza
    2010 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, 2010, : 138 - 144
  • [7] Dual-Threshold Design of Sub-threshold Circuits
    Yao, Jia
    Agrawal, Vishwani D.
    2013 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S), 2013,
  • [8] Fast, Accurate Variation-Aware Path Timing Computation for Sub-threshold Circuits
    Zhang, Yanqing
    Calhoun, Benton H.
    PROCEEDINGS OF THE FIFTEENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2014), 2015, : 243 - 248
  • [9] Increase of Crosstalk Noise Due to Imbalanced Threshold Voltage between NMOS and PMOS in Sub-Threshold Logic Circuits
    Fuketa, Hiroshi
    Takahashi, Ryo
    Takamiya, Makoto
    Nomura, Masahiro
    Shinohara, Hirofumi
    Sakurai, Takayasu
    2012 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2012,
  • [10] Timing Modeling for Digital Sub-threshold Circuits
    Lotze, Niklas
    Goeppert, Jacob
    Manoli, Yiannos
    2010 DESIGN, AUTOMATION & TEST IN EUROPE (DATE 2010), 2010, : 299 - 302