A generic architecture model based-methodology for an efficient design of hardware/software application-specific multiprocessor System-on-ChipMéthodologie Basée sur une Plateforme Architecturale Générique pour la Conception Efficace de SystÈmes Multiprocesseurs Monopuces à Application Spécifique

被引:0
作者
Nacer-Eddine Zergainoh
Amer Baghdadi
Ahmed Amine Jerraya
机构
[1] National Polytechnique Institute of Grenoble,TIMA Laboratory
[2] GET/ENSt Bretagne,Electronic Engineering Department
来源
Annales Des Télécommunications | 2004年 / 59卷 / 7-8期
关键词
System on chip; System architecture; Multiprocessor; System design; Methodology; Telecommunication application; Switch; Network routing; Mobile station; Modem; Système sur puce; Architecture système; Multiprocesseur; Conception système; Méthodologie; Application télécommunication; Commutateur; Routage réseau; Station mobile; Accès multiple code; Modem;
D O I
10.1007/BF03180022
中图分类号
学科分类号
摘要
In this paper, we describe a methodology and flow for systematic design of application specific multiprocessor system-on-chip (mp-SoC). Our approach is based on a generic architecture platform which is used as a model throughout the design process. This model is modular, flexible and scalable, making it possible to cover a large application field. A complete design flow from system specification to register transfer level (rtl) consists of two principal stages. The first stage is architecture exploration where the system-level performance estimation method is required to find the best system architecture. The goal of this stage is to fix the optimal architectural parameters specific to the application. The second stage is the systematic design flow. The architectural parameters are used in this stage to produce thertl architecture. This paper focuses on the definition of the architecture model and the systematic design flow that was now automated. The feasibility and effectiveness of this approach are illustrated by several telecommunication applications.
引用
收藏
页码:784 / 806
页数:22
相关论文
共 5 条
  • [1] Baghdadi A.(2002)Combining a performance estimation methodology with a hardware/software codesign flow supporting multiprocessor systems Xieee Transactions on Software Engineering 28 822-831
  • [2] Zergainoh N.(1994)Computer-aided hardware-software codesign Xieee Micro 14 10-16
  • [3] Cesario W.(undefined)undefined undefined undefined undefined-undefined
  • [4] Jerraya A.(undefined)undefined undefined undefined undefined-undefined
  • [5] De Micheli G.(undefined)undefined undefined undefined undefined-undefined