A Three-phase Nine-level Fault Tolerant Asymmetrical Inverter

被引：0
作者：
Santosh Kumar Maddugari
Vijay B Borghate
Raghavendra Reddy Karasani
Sidharth Sabyasachi
Hiralal M Suryawanshi
机构：
[1] Visvesvaraya National Institute of Technology,Department of Electrical Engineering
[2] Sagi RamaKrishnam Raju Engineering College,Department of Electrical and Electronics Engineering
[3] Sreenidhi Institute of Science and Technology,Department of Electrical Engineering
来源：
Arabian Journal for Science and Engineering | 2019年 / 44卷
关键词：
Fault tolerant; Multilevel inverter; Reliability;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
The reliability in inverters has gained a vast importance for their enhanced economic operation of the system. This paper proposes a three-phase reliable nine-level inverter with fault ride through capability. The proposed inverter synthesizes nine levels in the output with two asymmetrical voltage sources configured at a ratio of 1:3 under healthy operation. The inverter is analyzed for open circuit faults in switches. A reliability analysis is carried out for proposed inverter and compared with classical Cascaded-H Bridge. Combined control logic is implemented to control the inverter in accordance with the operating conditions. The circuit is operated with sinusoidal pulse width modulation under healthy condition, and it is made to operate with switching frequency optimal-based pulse width modulation (SFO-PWM) under fault cases, as it enhances fundamental DC value. The proposed inverter is simulated in MATLAB/SIMULINK, and the results are validated by an experimental setup.
引用
收藏
页码：1779 / 1790
页数：11
相关论文
共 80 条
  • [1] Meynard TA(2002)Multicell converters: basic concepts and industry applications IEEE Trans. Industr. Electron. 49 955-964
  • [2] Foch H(1981)A new neutral-point-clamped PWM inverter IEEE Trans. Ind. Appl. 17 518-523
  • [3] Thomas T(1997)A new approach to enhance power quality for medium voltage AC drives IEEE Trans. Ind. Appl. 33 202-208
  • [4] Courault J(2010)A survey on cascaded multilevel inverters IEEE Trans. Ind. Electron. 57 2197-2206
  • [5] Jakob R(2002)Multilevel inverters: a survey of topologies, controls, and applications IEEE Trans. Ind. Electron. 49 724-738
  • [6] Nahrstaedt M(2010)A survey on neutral-point-clamped inverters IEEE Trans. Ind. Electron. 57 2219-2230
  • [7] Nabae A(2014)A new general topology for cascaded multilevel inverters with reduced number of components based on developed H-bridge IEEE Trans. Ind. Electron. 61 3932-3939
  • [8] Takahashi I(2013)Cross-switched multilevel inverter: an innovative topology IET Power Electron. 6 642-651
  • [9] Akagi H(2016)A modified switched-diode topology for cascaded multilevel inverters J. Power Electron. 16 1706-1715
  • [10] Hammond PW(2012)Topology for multilevel inverters to attain maximum number of levels from given DC sources IET Power Electron. 5 435-446
12345678