Electrical properties of the InP/InGaAs pnp heterostructure-emitter bipolar transistor

被引:0
作者
J. H. Tsai
W. Ch. Liu
D. F. Guo
Y. Ch. Kang
Sh. Y. Chiu
W. Sh. Lour
机构
[1] National Kaohsiung Normal University,Department of Electronic Engineering
[2] National Cheng-Kung University,Institute of Microelectronics, Department of Electrical Engineering
[3] Air Force Academy,Department of Electronic Engineering
[4] National Taiwan Ocean University,Department of Electrical Engineering
来源
Semiconductors | 2008年 / 42卷
关键词
85.30.Pq; 73.40.Kp;
D O I
暂无
中图分类号
学科分类号
摘要
The dc performances of an InP/InGaAs pnp heterostructure-emitter bipolar transistor are investigated by theoretical analysis and experimental results. Though the valence band discontinuity at the InP/InGaAs heterojunction is relatively large, the addition of a heavily-doped as well as thin p+-InGaAs emitter layer between p-InP confinement and n+-InGaAs base layers effectively eliminates the potential spike at emitter-base junction and simultaneously lowers the emitter-collector offset voltage and increases the potential barrier for electrons. Experimentally, a high current gain of 88 and a low offset voltage of 54 mV have been achieved.
引用
收藏
页码:346 / 349
页数:3
相关论文
共 39 条
[1]  
Baeyens Y.(2000)undefined IEEE Trans. Microwave Theory Tech. 48 2403-undefined
[2]  
Dorschky C.(2001)undefined J. Cryst. Growth 227–228 307-undefined
[3]  
Weimann N.(1995)undefined IEEE Trans. Electron Devices 42 1047-undefined
[4]  
Asahi H.(2003)undefined Appl. Phys. Lett. 83 2695-undefined
[5]  
Konishi K.(1993)undefined IEEE J. Solid-State Circuits 28 1011-undefined
[6]  
Maeda O.(1999)undefined Solid-State Electron. 43 1507-undefined
[7]  
Yang K.(1984)undefined Appl. Phys. Lett. 45 1114-undefined
[8]  
Cowles J. C.(2001)undefined IEEE Electron Device Lett. 22 157-undefined
[9]  
East J. R.(1993)undefined Solid-State Electron. 36 819-undefined
[10]  
Haddad G. I.(1994)undefined IEEE Electron Device Lett. 15 336-undefined