Low power bulk-driven OTA design optimization using cuckoo search algorithm

被引:0
作者
Anderson Fortes
Felipe A. Quirino
Luiz A. da Silva
Alessandro Girardi
机构
[1] Federal University of Pampa,
来源
Analog Integrated Circuits and Signal Processing | 2021年 / 106卷
关键词
OTA design; Low power; Optimization; Weak inversion; Cuckoo search;
D O I
暂无
中图分类号
学科分类号
摘要
The design of CMOS analog integrated circuits presents low level of automation and still depends on the experience of the designer. The sizing procedure for low power applications is challenging, since transistors must be biased in the sub-threshold region, whose modeling is complex and few intuitive if second order effects in sub-micron technologies are considered. This paper presents an automatic design methodology for a 0.25 V bulk-driven Miller OTA in 130 nm CMOS using bioinspired cuckoo search optimization technique implemented in the UCAF tool, which is able to explore efficiently the design space in all transistor operating regions, particularly weak inversion region. The methodology also includes the estimation of circuit performance under process parameter variation. The resulting sized circuit presented better performance if compared to a manual design, achieving a power consumption of 8.47 nW and a gain-bandwidth product of 1.61 kHz. We demonstrate in this work that an efficient search in the design space with an analog CAD tool can result in optimized circuits that demand transistors operating in sub-threshold region.
引用
收藏
页码:99 / 109
页数:10
相关论文
共 55 条
[1]  
Alpaydin G(2003)An evolutionary approach to automatic synthesis of high-performance analog integrated circuits IEEE Transactions on Evolutionary Computation 7 240-252
[2]  
Balkir S(2017)Toward automated reasoning for analog IC design by symbolic computation—A survey Integration, the VLSI Journal 60 117-131
[3]  
Dundar G(2002)Low voltage analog circuit design techniques IEEE Circuits and Systems Magazine 2 24-42
[4]  
Shi G(2018)Single-stage amplifier biased by voltage combiners with gain and energy-efficiency enhancement IEEE Transactions on Circuits and Systems II: Express Briefs 65 266-270
[5]  
Rajput SS(2001)Low voltage, low power, high performance current mirror for portable analogue and mixed mode applications IEE Proceedings-Circuits, Devices and Systems 148 273-278
[6]  
Jamuar SS(2015)Transconductance improvement method for low-voltage bulk-driven input stage Integration, the VLSI journal 49 98-103
[7]  
Povoa R(2014)A 60-db gain OTA operating at 0.25-v power supply in 130-nm digital CMOS process IEEE Transactions on Circuits and Systems I: Regular Papers 61 1609-1617
[8]  
Lourenco N(2007)Impact of halo doping on the subthreshold performance of deep-submicrometer CMOS devices and circuits for ultralow power analog/mixed-signal applications IEEE Transactions on Eletronics Devices 54 241-248
[9]  
Martins R(2017)Optimal sizing of CMOS analog circuits using gravitational search algorithm with particle swarm optimization International Journal of Machine Learning and Cybernetics 8 309-331
[10]  
Canelas A(2016)AIDA: Layout-aware analog circuit-level sizing with in-loop layout generation Integration, the VLSI Journal 55 316-329