A Simulation Study of the Effect of Trap Charges and Temperature on Performance of Dual Metal Strip Double Gate TFET

被引:0
作者
Korra Nikhil
K Murali Chandra Babu
Jagritee Talukdar
Ekta Goel
机构
[1] National Institute of Technology Warangal,Department of Electronics and Communication Engineering
[2] Department of Engineering,undefined
关键词
Short-channel effects; Temperature; Band to band tunneling (BTBT); Interface trap charge (ITC); On-state current;
D O I
暂无
中图分类号
学科分类号
摘要
The TFET is a transistor with structure very similar to MOSFET but operates according on the Band-to-band tunneling (BTBT) principle plus, it’s better device for integrated circuit design as the SS<60 mV/dec is achievable but exhibits low on-state current (Ion)\documentclass[12pt]{minimal} \usepackage{amsmath} \usepackage{wasysym} \usepackage{amsfonts} \usepackage{amssymb} \usepackage{amsbsy} \usepackage{mathrsfs} \usepackage{upgreek} \setlength{\oddsidemargin}{-69pt} \begin{document}$$({\textbf {I}}\varvec{_{on}})$$\end{document}. To overcome the limitations different type of engineering methods are already existed and among them, Multi Gate Engineering is widely accepted. In this paper, for improving the effectiveness in terms of on-state current (Ion)\documentclass[12pt]{minimal} \usepackage{amsmath} \usepackage{wasysym} \usepackage{amsfonts} \usepackage{amssymb} \usepackage{amsbsy} \usepackage{mathrsfs} \usepackage{upgreek} \setlength{\oddsidemargin}{-69pt} \begin{document}$$({\textbf {I}}\varvec{_{on}})$$\end{document}, Transconductance (gm)\documentclass[12pt]{minimal} \usepackage{amsmath} \usepackage{wasysym} \usepackage{amsfonts} \usepackage{amssymb} \usepackage{amsbsy} \usepackage{mathrsfs} \usepackage{upgreek} \setlength{\oddsidemargin}{-69pt} \begin{document}$$({\textbf {g}}\varvec{_m})$$\end{document}, Gate-to-gate capacitance (Cgg)\documentclass[12pt]{minimal} \usepackage{amsmath} \usepackage{wasysym} \usepackage{amsfonts} \usepackage{amssymb} \usepackage{amsbsy} \usepackage{mathrsfs} \usepackage{upgreek} \setlength{\oddsidemargin}{-69pt} \begin{document}$$({\textbf {C}}\varvec{_{gg}})$$\end{document} and Sub-threshold Slope (SS) A low work function metal strip is introduced in the oxide region near source-channel and drain-channel interactions (DM-DG-TFET). Moreover, the temperature effect is analyzed on the DM-DG-TFET with the variation of 250 K to 450 K. Eventually, the effect of Interface Trap Charges (ITC) is implemented on this architecture with different positive and negative vaules of the trap charge concentration. The findings of the TCAD simulation show that the proposed device (DM-DG-TFET) is effective in performance compared to conventional DG-TFET and SM-DG-TFET.
引用
收藏
页码:525 / 534
页数:9
相关论文
共 49 条
  • [1] Waldrop MM(2016)The chips are down for moore’s law Nature News 530 144-528
  • [2] Veeraraghavan S(1989)Short-channel effects in soi mosfets IEEE Trans Electron Devices 36 522-2597
  • [3] Fossum JG(2007)Short-channel effect limitations on high-frequency operation of algan/gan hemts for t-gate devices IEEE Trans Electron Devices 54 2589-327
  • [4] Jessen GH(2003)Leakage current mechanisms and leakage reduction techniques in deep-submicrometer cmos circuits Proceedings of the IEEE 91 305-949
  • [5] Fitch RC(1995)Limitation of cmos supply-voltage scaling by mosfet threshold-voltage variation IEEE J Solid-State Circuits 30 947-487
  • [6] Gillespie JK(2016)Drain extended tunnel fet–a novel power transistor for rf and switching applications IEEE Transactions on Electron Devices 64 481-1778
  • [7] Via G(2015)Demonstration of l-shaped tunnel field-effect transistors IEEE Trans Electron Devices 63 1774-49
  • [8] Crespo A(2014)Tunnel field-effect transistors: State-of-the-art IEEE J Electron Devices Soc 2 44-95
  • [9] Langley D(2015)Tunnel field-effect transistors: Prospects and challenges IEEE J Electron Devices Soc 3 88-12
  • [10] Denninghoff DJ(2019)Dual-material dual-oxide double-gate tfet for improvement in dc characteristics, analog/rf and linearity performance Applied Physics A 125 353-11060