Performance Enhancement of FinFET Devices with Gate-Stack (GS) High-K Dielectrics for Nanoscale Applications

被引:0
作者
Vadthiya Narendar
机构
[1] Motilal Nehru National Institute of Technology Allahabad,Department of Electronics & Communication Engineering
来源
Silicon | 2018年 / 10卷
关键词
Double-gate (DG); Drain induced barrier lowering (DIBL); FinFETs; Gate-stack (GS) high-k dielectrics; Subthreshold swing (SS); Triple-gate (TG);
D O I
暂无
中图分类号
学科分类号
摘要
The Fin shaped Field Effect Transistors (FinFETs), are the front runner of the current sub-nanometer technology node. The semiconductor industry adopts it in high-performance (HP) and low-power (LP) applications due to greater electrostatic control and better scalability. This paper explores the numerically simulation based comparison of bulk and silicon-on-insulator (SOI) technology double gate (DG), triple gate (TG) FinFETs. The essential processing steps required to create the GS high-k dielectric bulk and SOI FinFETs are demonstrated. The electrical performance parameters of the device such as Ion/Ioff ratio, subthreshold swing (SS), and drain induced barrier lowering (DIBL) are extracted. Based on the three-dimensional (3D) ATLASTM simulation results, TG FinFET shows an ameliorated performance over DG in bulk and SOI technology as well. In order to control the short channel effects (SCEs), gate-stack (GS) high-k dielectrics are introduced with fixed thickness interfacial-layer (IL) and high-k dielectric material in between the gate material and semiconductor. The GS high-k dielectrics suppress the SCEs to large extent in both devices and technologies. The GS SOI FinFETs demonstrates the improved performance over the bulk counterpart and TG FinFET is the best among them. Further, the similar kind of investigation has been carried out for Tfin variations. These devices reveal the excellent control of SCEs when the fin is narrow. The ratio of SOI and bulk TG FinFET Ion/Ioff ratio with Tfin variations provide evidence that, the SOI based devices are competent for HP and LP applications.
引用
收藏
页码:2419 / 2429
页数:10
相关论文
共 145 条
[1]  
Frank DJ(2001)undefined Proc IEEE 89 259-288
[2]  
Dennard RH(2003)undefined Proc IEEE 91 1860-1873
[3]  
Nowak E(2005)undefined IEEE Circuits Devices Mag 21 16-26
[4]  
Solomon PM(1974)undefined IEEE J Solid-State Circuits 9 256-268
[5]  
Taur Y(1989)undefined Trans Electron Dev 36 522-528
[6]  
Wong H(1993)undefined Solid-State Electron 36 685-692
[7]  
Chang L(1984)undefined Solid-State Electron 27 827-828
[8]  
Choi Y-K(1993)undefined IEEE Trans Electron Devices 40 2326-2329
[9]  
Ha D(2003)undefined IEEE Trans Electron Devices 50 1631-1637
[10]  
Ranade P(1995)undefined IEEE Trans Electron Devices 42 1940-1948