Design and Optimization of Multiplierless FIR Filters Using Sub-Threshold Circuits

被引:0
|
作者
Yingbo Hu
Keshab K. Parhi
机构
[1] Marvell Technology Group Ltd.,Department of Electrical and Computer Engineering
[2] University of Minnesota,undefined
来源
关键词
FIR filter; Multiplierless; Sub-threshold circuits; Minimum energy point;
D O I
暂无
中图分类号
学科分类号
摘要
This paper develops and demonstrates the design and optimization method for fixed coefficient Finite Impulse Response (FIR) filters using sub-threshold circuits to achieve the minimum energy per operation. Sub-threshold circuit current, delay, power consumption, energy per operation and temperature dependence are modeled theoretically and analyzed using Matlab. Then the filter design and optimization are presented. With a frequency characteristic of 80 dB magnitude and 9.6 kHz bandwidth, the 16-bit fixed-point coefficients of the linear phase equiripple low-pass filter are generated from Matlab. Canonical Signed Digit (CSD) arithmetic is used for multiplierless design to improve both cost and performance. The transposed structure and symmetry structure are applied to optimize the delay and cost further. Horner’s rule is used to improve the precision. Tree-height reduction and subexpression sharing at Register Transfer Level (RTL) are used for further delay and cost reduction. Six versions of the filter with the same group of coefficients are designed and synthesized using Design Compiler with a 65 nm process. Synthesis results show that the area of the final version is reduced by 44% compared with the original design at a fixed frequency of 250 MHz, and at the highest frequency of each design, the area is reduce by about 23% while the performance is improved by 60%. These results show the design and optimization method developed in this paper can improve both the area and performance significantly. One adder from the synthesis netlist is simulated at the transistor-level using HSPICE to obtain characteristics of sub-threshold operations. The supply voltage varies from 1.2 to 0.08 V and temperatures from 0 to 110°C. The experiment results verify most characteristics of the sub-threshold models, but also reveal some limitations and defects of the theoretical models and previous results. The observations are discussed carefully with quantitative and qualitative analysis. For 25°C, the minimum energy point for the adder is 0.22 V. Finally, the results of the adder are used to estimate the energy per operation for the filters. For a fixed frequency of 36.4 kHz at 0.22 V, the estimated energy values vary from 4.8 to about 2.7 pJ for the six designed filters.
引用
收藏
页码:259 / 274
页数:15
相关论文
共 50 条
  • [31] EFFICIENT DESIGN OF 2-D MULTIPLIERLESS FIR FILTERS BY TRANSFORMATION
    PEI, SC
    JAW, SB
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1987, 34 (04): : 436 - 438
  • [32] A new approach to the design of multiplierless FIR digital filters for quadrature demodulation
    Inkol, RJ
    Clouston, R
    Herzig, M
    Saper, RH
    1996 CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING - CONFERENCE PROCEEDINGS, VOLS I AND II: THEME - GLIMPSE INTO THE 21ST CENTURY, 1996, : 28 - 31
  • [33] Design and implementation of low power multiplierless FIR filters on FPGA and ASIC
    Soni, Teena
    Kumar, A.
    Sharma, Ila
    Panda, Manoj Kumar
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2024,
  • [34] Compact models and delay computation of sub-threshold interconnect circuits
    Rohit Dhiman
    Rohit Sharma
    Rajeevan Chandel
    Analog Integrated Circuits and Signal Processing, 2015, 84 : 53 - 65
  • [35] Compact models and delay computation of sub-threshold interconnect circuits
    Dhiman, Rohit
    Sharma, Rohit
    Chandel, Rajeevan
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2015, 84 (01) : 53 - 65
  • [36] Compact models and computation of crosstalk for sub-threshold interconnect circuits
    Rohit Dhiman
    Rajeevan Chandel
    Analog Integrated Circuits and Signal Processing, 2015, 82 : 637 - 652
  • [37] Conventional and sub-threshold operation regimes of CMOS digital circuits
    Dokic, Branko
    Pajkanovic, Aleksandar
    AUTOMATIKA, 2016, 57 (03) : 782 - 792
  • [38] Design and Implementation of a Sub-threshold BFSK Transmitter
    Paul, Suganth
    Garg, Rajesh
    Khatri, Sunil P.
    Vaidya, Sheila
    ISQED 2009: PROCEEDINGS 10TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, VOLS 1 AND 2, 2009, : 664 - +
  • [39] Statistical noise margin estimation for sub-threshold combinational circuits
    Pu, Yu
    de Gyvez, Jose Pineda
    Corporaal, Henk
    Ha, Yajun
    2008 ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2008, : 88 - +
  • [40] Compact models and computation of crosstalk for sub-threshold interconnect circuits
    Dhiman, Rohit
    Chandel, Rajeevan
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2015, 82 (03) : 637 - 652