共 50 条
- [23] Efficient Design of Sparse Multiplierless FIR Filters with Low Complexity PROCEEDINGS OF 2018 INTERNATIONAL CONFERENCE ON ELECTRONICS AND ELECTRICAL ENGINEERING TECHNOLOGY (EEET 2018), 2018, : 79 - 83
- [24] Design of multiplierless minimum-phase FIR filters using palindromic polynomials and sharpening 8TH INTERNATIONAL CONFERENCE ON MATHEMATICAL MODELING IN PHYSICAL SCIENCE, 2019, 1391
- [25] Noise-immune Design of Schmitt Trigger Logic Gate using DTMOS for Sub-threshold Circuits 2013 9TH INTERNATIONAL WORKSHOP ON ELECTROMAGNETIC COMPATIBILITY OF INTEGRATED CIRCUITS (EMC COMPO 2013), 2013, : 83 - 88
- [26] Utilizing sub-threshold technology for the creation of secure circuits PROCEEDINGS OF 2008 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-10, 2008, : 3182 - 3185
- [28] Sub-threshold Logic Circuit Design using Feedback Equalization 2014 DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION (DATE), 2014,
- [29] An integrated CAD tool for ASIC implementation of multiplierless FIR filters with common sub-expression elimination optimization PROCEEDINGS OF THE 2005 3RD WORKSHOP ON EMBEDDED SYSTEMS FOR REAL-TIME MULTIMEDIA, 2005, : 67 - 72
- [30] System Design Principles Combining Sub-threshold Circuits and Architectures with Energy Scavenging Mechanisms 2010 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 269 - 272