Design and Optimization of Multiplierless FIR Filters Using Sub-Threshold Circuits

被引:0
|
作者
Yingbo Hu
Keshab K. Parhi
机构
[1] Marvell Technology Group Ltd.,Department of Electrical and Computer Engineering
[2] University of Minnesota,undefined
来源
关键词
FIR filter; Multiplierless; Sub-threshold circuits; Minimum energy point;
D O I
暂无
中图分类号
学科分类号
摘要
This paper develops and demonstrates the design and optimization method for fixed coefficient Finite Impulse Response (FIR) filters using sub-threshold circuits to achieve the minimum energy per operation. Sub-threshold circuit current, delay, power consumption, energy per operation and temperature dependence are modeled theoretically and analyzed using Matlab. Then the filter design and optimization are presented. With a frequency characteristic of 80 dB magnitude and 9.6 kHz bandwidth, the 16-bit fixed-point coefficients of the linear phase equiripple low-pass filter are generated from Matlab. Canonical Signed Digit (CSD) arithmetic is used for multiplierless design to improve both cost and performance. The transposed structure and symmetry structure are applied to optimize the delay and cost further. Horner’s rule is used to improve the precision. Tree-height reduction and subexpression sharing at Register Transfer Level (RTL) are used for further delay and cost reduction. Six versions of the filter with the same group of coefficients are designed and synthesized using Design Compiler with a 65 nm process. Synthesis results show that the area of the final version is reduced by 44% compared with the original design at a fixed frequency of 250 MHz, and at the highest frequency of each design, the area is reduce by about 23% while the performance is improved by 60%. These results show the design and optimization method developed in this paper can improve both the area and performance significantly. One adder from the synthesis netlist is simulated at the transistor-level using HSPICE to obtain characteristics of sub-threshold operations. The supply voltage varies from 1.2 to 0.08 V and temperatures from 0 to 110°C. The experiment results verify most characteristics of the sub-threshold models, but also reveal some limitations and defects of the theoretical models and previous results. The observations are discussed carefully with quantitative and qualitative analysis. For 25°C, the minimum energy point for the adder is 0.22 V. Finally, the results of the adder are used to estimate the energy per operation for the filters. For a fixed frequency of 36.4 kHz at 0.22 V, the estimated energy values vary from 4.8 to about 2.7 pJ for the six designed filters.
引用
收藏
页码:259 / 274
页数:15
相关论文
共 50 条
  • [21] Two-Step Optimization Approach for the Design of Multiplierless Linear-Phase FIR Filters
    Ye, Wen Bin
    Yu, Ya Jun
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2015, 62 (05) : 1279 - 1287
  • [22] Design of Optimal Multiplierless FIR Filters With Minimal Number of Adders
    Kumm, Martin
    Volkova, Anastasia
    Filip, Silviu-Ioan
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2023, 42 (02) : 658 - 671
  • [23] Efficient Design of Sparse Multiplierless FIR Filters with Low Complexity
    Xu, Wei
    Li, Anyu
    Zhang, Ruihua
    Shi, Boya
    PROCEEDINGS OF 2018 INTERNATIONAL CONFERENCE ON ELECTRONICS AND ELECTRICAL ENGINEERING TECHNOLOGY (EEET 2018), 2018, : 79 - 83
  • [24] Design of multiplierless minimum-phase FIR filters using palindromic polynomials and sharpening
    Jovanovic Dolecek, G.
    Salguero Luna, S. A.
    8TH INTERNATIONAL CONFERENCE ON MATHEMATICAL MODELING IN PHYSICAL SCIENCE, 2019, 1391
  • [25] Noise-immune Design of Schmitt Trigger Logic Gate using DTMOS for Sub-threshold Circuits
    Kim, KyungSoo
    Nah, Wansoo
    Kim, So Young
    2013 9TH INTERNATIONAL WORKSHOP ON ELECTROMAGNETIC COMPATIBILITY OF INTEGRATED CIRCUITS (EMC COMPO 2013), 2013, : 83 - 88
  • [26] Utilizing sub-threshold technology for the creation of secure circuits
    Haider, Syed Imtiaz
    Nazhandah, Leyla
    PROCEEDINGS OF 2008 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-10, 2008, : 3182 - 3185
  • [27] Temperature Effects on Practical Energy Optimization of Sub-Threshold Circuits in Deep Nanometer Technologies
    Datta, Basab
    Burleson, Wayne
    JOURNAL OF LOW POWER ELECTRONICS, 2011, 7 (03) : 403 - 419
  • [28] Sub-threshold Logic Circuit Design using Feedback Equalization
    Zangeneh, Mahmoud
    Joshi, Ajay
    2014 DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION (DATE), 2014,
  • [29] An integrated CAD tool for ASIC implementation of multiplierless FIR filters with common sub-expression elimination optimization
    Wu, QZ
    Sun, YH
    PROCEEDINGS OF THE 2005 3RD WORKSHOP ON EMBEDDED SYSTEMS FOR REAL-TIME MULTIMEDIA, 2005, : 67 - 72
  • [30] System Design Principles Combining Sub-threshold Circuits and Architectures with Energy Scavenging Mechanisms
    Calhoun, Benton H.
    Khanna, Sudhanshu
    Zhang, Yanqing
    Ryan, Joseph
    Otis, Brian
    2010 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 269 - 272