The use of vector instructions of a processor architecture for emulating the vector instructions of another processor architecture

被引：0
|
作者：
K. A. Batuzov
机构：
[1] Russian Academy of Sciences,Institute for System Programming
来源：
Programming and Computer Software | 2017年 / 43卷
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
The complexity of software is ever increasing, and it requires more and more computational resources for its execution. A way to satisfy these requirements is the use of vector instructions that can operate with fixed-length vectors of data of the same. A method for representing vector instructions of one processor architecture in terms of the vector instructions of another architecture during the dynamic binary translation is proposed. An implementation of this method that includes the translation of vector addition and memory access increased the performance of the QEMU emulator by a factor greater than three on an artificial example and 12% on a real-life application.
引用
收藏
页码：366 / 372
页数：6
相关论文
共 50 条
  • [21] VLSI Architecture Design of Motion Vector Processor for H.264/AVC
    Yoo, Kiwon
    Lee, Jae-Hun
    Sohn, Kwanghoon
    2008 15TH IEEE INTERNATIONAL CONFERENCE ON IMAGE PROCESSING, VOLS 1-5, 2008, : 1412 - 1415
  • [22] A RESTRUCTURABLE VLSI ROBOTICS VECTOR PROCESSOR ARCHITECTURE FOR REAL-TIME CONTROL
    SADAYAPPAN, P
    LING, YLC
    OLSON, KW
    ORIN, DE
    IEEE TRANSACTIONS ON ROBOTICS AND AUTOMATION, 1989, 5 (05): : 583 - 599
  • [23] VOP: Architecture of a Processor for Vector Operations in On-line Learning of Neural Networks
    Mahale, Gopinath
    Nandy, Soumitra K.
    Bhatia, Eshan
    Narayan, Ranjani
    2016 29TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2016 15TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID), 2016, : 391 - 396
  • [24] Custom Instructions for Networked Processor Templates
    Todman, Tim
    Luk, Wayne
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2022, 69 (07) : 3096 - 3100
  • [25] IMSC: Instruction set architecture monitor and secure cache for protecting processor systems from undocumented instructions
    Wang, Yuze
    Liu, Peng
    Jiang, Yingtao
    IET INFORMATION SECURITY, 2022, 16 (04) : 314 - 319
  • [26] Optimizing vector-quantization processor architecture for intelligent query-search applications
    Xu, HY
    Mita, Y
    Shibata, T
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 2002, 41 (4B): : 2295 - 2300
  • [27] Merging VLIW and vector processing techniques for a simple, high-performance processor architecture
    Soliman, Mostafa I.
    MICROELECTRONICS JOURNAL, 2015, 46 (07) : 637 - 655
  • [28] Using Micro-Processor Vector Instructions to Optimize Unsupervised Machine Learning K-Means Algorithm
    Somarribas, Jose
    Loteanu, Adrian
    2020 IEEE 11TH LATIN AMERICAN SYMPOSIUM ON CIRCUITS & SYSTEMS (LASCAS), 2020,
  • [29] The abstract vector processor
    Lai, BC
    McKerrow, PJ
    Abrantes, J
    MICROPROCESSORS AND MICROSYSTEMS, 2006, 30 (02) : 86 - 101
  • [30] Optimizing vector-quantization processor architecture for intelligent query-search applications
    Xu, H., 1600, Japan Society of Applied Physics (41):
12345