The use of vector instructions of a processor architecture for emulating the vector instructions of another processor architecture

被引：0
|
作者：
K. A. Batuzov
机构：
[1] Russian Academy of Sciences,Institute for System Programming
来源：
Programming and Computer Software | 2017年 / 43卷
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
The complexity of software is ever increasing, and it requires more and more computational resources for its execution. A way to satisfy these requirements is the use of vector instructions that can operate with fixed-length vectors of data of the same. A method for representing vector instructions of one processor architecture in terms of the vector instructions of another architecture during the dynamic binary translation is proposed. An implementation of this method that includes the translation of vector addition and memory access increased the performance of the QEMU emulator by a factor greater than three on an artificial example and 12% on a real-life application.
引用
收藏
页码：366 / 372
页数：6
相关论文
共 50 条
  • [1] The use of vector instructions of a processor architecture for emulating the vector instructions of another processor architecture
    Batuzov, K. A.
    PROGRAMMING AND COMPUTER SOFTWARE, 2017, 43 (06) : 366 - 372
  • [2] THE ARCHITECTURE OF THE VAX VECTOR PROCESSOR
    BHANDARKAR, D
    BRUNNER, R
    CA-DSP 89, VOLS 1 AND 2: 1989 INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND DIGITAL SIGNAL PROCESSING, 1989, : S15 - S21
  • [3] Array processor architecture for support vector learning
    To, K.
    Lim, C.C.
    Beaumont-Smith, A.
    Liebelt, M.J.
    Marwood, W.
    International Conference on Knowledge-Based Intelligent Electronic Systems, Proceedings, KES, 1999, : 377 - 380
  • [4] Array processor architecture for support vector learning
    To, K.
    Lim, C.C.
    Beaumont-Smith, A.
    Liebelt, M.J.
    Marwood, W.
    International Conference on Knowledge-Based Intelligent Electronic Systems, Proceedings, KES, : 377 - 380
  • [5] The vector fixed point unit of the synergistic processor element of the cell architecture processor
    Mäding, N
    Leenstra, J
    Pille, J
    Sautter, R
    Büttner, S
    Ehrenreich, S
    Haller, W
    ESSCIRC 2005: PROCEEDINGS OF THE 31ST EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2005, : 203 - 206
  • [6] The Vector Fixed Point Unit of the synergistic processor element of the cell architecture processor
    Maeding, N.
    Leenstra, J.
    Pille, J.
    Sautter, R.
    Buettner, S.
    Ehrenreich, S.
    Haller, W.
    2006 DESIGN AUTOMATION AND TEST IN EUROPE, VOLS 1-3, PROCEEDINGS, 2006, : 1579 - +
  • [7] THE ARCHITECTURE OF A MULTI-VECTOR PROCESSOR SYSTEM, VPP
    INOUE, A
    MAEDA, A
    PARALLEL COMPUTING, 1988, 8 (1-3) : 185 - 193
  • [8] PROCESSOR BUILDS ON ADVANCED ARCHITECTURE FOR 5-MILLION INSTRUCTIONS-S
    COOK, B
    ELECTRONIC DESIGN, 1983, 31 (23) : 72 - 72
  • [9] Performance of an embedded optical vector matrix multiplication processor architecture
    Yang, C.
    Cui, G. X.
    Huang, Y. Y.
    Wu, L.
    Yang, H.
    Zhang, Y. H.
    IET OPTOELECTRONICS, 2010, 4 (04) : 159 - 164
  • [10] ARCHITECTURE OF A VSLI VECTOR QUANTIZATION PROCESSOR FOR SPEECH PROCESSING SYSTEMS
    PREISS, E
    PFLEIDERER, HJ
    NTZ ARCHIV, 1988, 10 (09): : 227 - 236
12345