Flip-flops soft error rate evaluation approach considering internal single-event transient考虑内部 SET的触发器软错误率评估方法

被引：0
作者：
RuiQiang Song
ShuMing Chen
YiBai He
YanKang Du
机构：
[1] National University of Defense Technology,College of Computer Science
[2] Science and Technology on Parallel and Distributed Processing Laboratory,undefined
来源：
Science China Information Sciences | 2015年 / 58卷
关键词：
soft error rate; Monte Carlo; internal SET; single-event upset; flip-flops; 062403;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
The internal single-event transient (SET) induced upset in flip-flops is becoming significant with the increase of the operating frequency. However, the conventional soft error rate (SER) evaluation approach could only produce an approximate upset prediction result caused by the internal SET. In this paper, we propose an improved SER evaluation approach based on Monte Carlo simulation. A novel SET-based upset model is implemented in the proposed evaluation approach to accurately predict upsets caused by the internal SET. A test chip was fabricated in a commercial 65 nm bulk process to validate the accuracy of the improved SER evaluation approach. The predicted single-event upset cross-sections are consistent with the experimental data.
引用
收藏
页码：1 / 12
页数：11
相关论文
共 56 条
[11]  
Gaspard N J(2008)Integrating circuit level simulation and Monte-Carlo radiation transport code for single event upset analysis in SEU hardened circuitry IEEE Trans Nucl Sci 55 2886-2894
[12]  
Jagannathan S(2012)Effect of P-well contact on N-well potential modulation in a 90nm bulk technology Sci China Tech Sci 55 1001-1006
[13]  
Tang H(2011)Effect of transistor density and charge sharing on single-event transients in 90-nm bulk CMOS IEEE Trans Nucl Sci 58 2578-2584
[14]  
Cannon E(2012)Novel layout technique for N-hit single-event transient mitigation via sourceextension IEEE Trans Nucl Sci 59 2859-2866
[15]  
Weller R A(2012)Impact of circuit placement on single event transients in 65 nm bulk CMOS technology IEEE Trans Nucl Sci 59 2772-2777
[16]  
Mendenhall M H(2014)Calculating the soft error vulnerabilities of combinational circuits by re-considering the sensitive area IEEE Trans Nucl Sci 61 646-653
[17]  
Reed R A(2012)Device-physics-based analytical model for SET pulse in sub-100 nm bulk CMOS process Sci China Inf Sci 55 1461-1468
[18]  
Hubert G(2014)A constrained layout placement approach to enhance pulse quenching effect in large combinational circuits IEEE Trans Dev Mater Rel 14 268-274
[19]  
Duzellier S(2007)Predicting thermal neutron-induced soft errors in static memories using tcad and physics-based monte carlo simulation tools IEEE Electron Dev Lett 28 180-182
[20]  
Bezerra F(undefined)undefined undefined undefined undefined-undefined
123456