Design and Development of Multifunction Frequency Relay on FPGA

被引:0
作者
Maheshwari V. [1 ]
Jain A. [1 ]
Rawat R. [1 ]
Das D.B. [2 ]
Saxena A.K. [2 ]
机构
[1] Department of Electronics and Communication, Faculty of Engineering and Technology, Agra College Agra, Agra
[2] Department of Electrical Engineering, Dayalbagh Educational Institute, Dayalbagh, Agra
关键词
Concurrent processing; Data communication; Fast Fourier transforms; Field-programmable gate arrays; Frequency measurement; Multifunction relays;
D O I
10.1007/s40031-021-00667-6
中图分类号
学科分类号
摘要
Frequency in power system is major parameter which shows the balance between power generation and consumption. If load exceeds the generation, frequency decreases and if load lack the generation minus losses, frequency increases. Underfrequency and overfrequency relays are first line of defense in power system that detects these abnormal conditions of power system and initiates corrective action as quickly as possible in order to maintain the power system in its normal and stable state. Microprocessor/microcontroller-based frequency relays are preferred over solid-state relays due to their programming approach; however, these relays are sequential in nature. The consecutive application of these tasks results in enhance the computational time and destructively affect the overall performance of the relay. In this paper concurrent architecture-based multifunction frequency relay, i.e., underfrequency and overfrequency are implemented on GENESYS XILINX VIRTEX-5 XC5VLX50T FPGA board with help of IP (Intellectual Properties) cores in VHDL. Proposed relay works on concurrent sense-process-communicated cycles. Test results are obtained with help of HONALEC 360 km 400 kV Transmission Line Hardware Simulator and commutated to serially/IP communication facility. © 2021, The Institution of Engineers (India).
引用
收藏
页码:395 / 404
页数:9
相关论文
共 50 条
  • [21] Design Methodology for Offloading Software Executions to FPGA
    Tomasz Patyk
    Perttu Salmela
    Teemu Pitkänen
    Pekka Jääskeläinen
    Jarmo Takala
    Journal of Signal Processing Systems, 2011, 65 : 245 - 259
  • [22] Reliable Methodology to FPGA Design Verification and Noise Analysis for Digital Lock-In Amplifiers
    Galaviz-Aguilar, Jose Alejandro
    Vargas-Rosales, Cesar
    Falcone, Francisco
    IEEE EMBEDDED SYSTEMS LETTERS, 2024, 16 (03) : 307 - 310
  • [23] Photonics-Based Multifunction System for Radar Signal Transmit-Receive Processing and Frequency Measurement
    Yang, Dengcai
    Zhang, Ya
    Yang, Feng
    Yang, Mei
    Cao, Yinhua
    MICROMACHINES, 2024, 15 (09)
  • [24] Analysis and comparison of Direct Digital Frequency Synthesizers implemented on FPGA
    Genovese, Mariangela
    Napoli, Ettore
    De Caro, Davide
    Petra, Nicola
    Strollo, Antonio G. M.
    INTEGRATION-THE VLSI JOURNAL, 2014, 47 (02) : 261 - 271
  • [25] FPGA Implementation of a Predictive Control for a PMSM with Variable Switching Frequency
    Ramirez-Figueroa, Fernando D.
    Pacas, Mario
    2015 INTL AEGEAN CONFERENCE ON ELECTRICAL MACHINES & POWER ELECTRONICS (ACEMP), 2015 INTL CONFERENCE ON OPTIMIZATION OF ELECTRICAL & ELECTRONIC EQUIPMENT (OPTIM) & 2015 INTL SYMPOSIUM ON ADVANCED ELECTROMECHANICAL MOTION SYSTEMS (ELECTROMOTION), 2015, : 317 - 322
  • [26] FPGA-based fault injection design for 16K-point FFT processor
    Mao, Chuang-An
    Xie, Yu
    Wei, Xin
    Xie, Yi-Zhuang
    Chen, He
    JOURNAL OF ENGINEERING-JOE, 2019, 2019 (21): : 7994 - 7997
  • [27] Research on design and key technology of wideband radar intermediate frequency direct acquisition module based on Virtex-7 series FPGA
    Zhang, Jian
    Zhang, Yue
    Chen, Zengping
    Lin, Qianqiang
    JOURNAL OF ENGINEERING-JOE, 2019, 2019 (19): : 6331 - 6335
  • [28] Design of an FPGA-Based High-Speed Data Acquisition System for Frequency Scanning Interferometry Long-Range Measurement
    Sivanathan, Sivagunalan
    Roula, Mohammed Ali
    Li, Kang
    Qiao, Dun
    Copner, Nigel Joseph
    IEEE OPEN JOURNAL OF INSTRUMENTATION AND MEASUREMENT, 2024, 3 : 1 - 10
  • [29] A new power-aware FPGA design metric
    Templin, Joshua R.
    Hamlet, Jason R.
    JOURNAL OF CRYPTOGRAPHIC ENGINEERING, 2015, 5 (01) : 1 - 11
  • [30] Design and FPGA Implementation of Block Synchronizer for Viterbi Decoder
    Sharma, Satish
    Sunil
    Vasudevamurthy, H. S.
    Valarmathi, N.
    2013 INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING, COMMUNICATIONS AND INFORMATICS (ICACCI), 2013, : 908 - 912