An energy-efficient sample-and-hold circuit in CNTFET technology for high-speed applications

被引：0
作者：
Hamid Mahmoodian
Mehdi Dolatshahi
机构：
[1] Islamic Azad University,Department of Electrical Engineering, Najafabad Branch
来源：
Analog Integrated Circuits and Signal Processing | 2020年 / 103卷
关键词：
Sample and hold; CNTFET; Miller-effect; Low-power; High-speed;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
In this paper, a new energy-efficient sample and hold (S/H) circuit based on the proper combination of the Miller-effect and double-sampling technique is presented in the Carbon Nanotube Field Effect Transistor (CNTFET) technology. In order to improve the accuracy and increase the input dynamic voltage range, a new CNTFET-based linearized switch circuit is introduced to be utilized as both the input sampling and output buffer switches. The proposed circuit is simulated in HSPICE using 32 nm CNTFET technology parameters. The simulation results confirm that the proposed S/H circuit properly operates for the data rates of higher than 2 GS/s. In addition, the proposed S/H circuit shows 14-bit resolution, 86.29 dB of SNDR for a 0.4 Vp-p, 218.75 MHz sinusoidal input signal at 2 GS/s sampling rate.
引用
收藏
页码：209 / 221
页数：12
相关论文
共 65 条
  • [1] Seon JK(2010)A noble track-and-hold amplifier with 10-b 120-MS/s International Journal of Electronics 97 729-736
  • [2] Mousazadeh M(2017)A highly linear open-loop high-speed CMOS sample-and-hold Analog Integrated Circuits and Signal Processing 90 703-710
  • [3] Mousazadeh M(2008)A novel open-loop high-speed CMOS sample-and-hold International Journal of Electronics and Communications 62 588-596
  • [4] Hadidi K(2014)A new high-speed, high-resolution open-loop CMOS sample and hold Analog Integrated Circuits and Signal Processing 78 409-419
  • [5] Khoei A(2016)Very linear open-loop CMOS sample-and-hold structure for high precision and high speed ADCs Analog Integrated Circuits and Signal Processing 88 23-30
  • [6] Abolhasani A(2011)Analysis and design of a low-voltage, low-power, high-precision, class-AB current-mode subthreshold CMOS sample and hold circuit IEEE Transactions on Circuits and Systems I 58 1615-1626
  • [7] Tohidi M(2005)A 1.5-V 50-MHz pseudo differential CMOS sample-and-hold circuit with low hold pedestal IEEE Transactions on Circuits and Systems I 52 1752-1757
  • [8] Hadidi K(1995)The stability problem of closed-loop sample-and-hold amplifiers IEEE Transactions on Circuits and Systems I 78 907-910
  • [9] Khoei A(2001)A low-voltage sample-and-hold circuit in standard CMOS technology operating at 40 ms/s IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing 48 394-399
  • [10] Khanshan TM(1987)Charge injection in analog MOS switches IEEE Journal of Solid-State Circuits 22 1091-1097
1234567