共 28 条
- [1] An TJ(2014)A 8.7 mW 5-Gb/s clock and data recovery circuit with 0.18-µm CMOS IEEE Int Symp Circuits Syst (ISCAS) 2014 2329-2332
- [2] Son KS(2018)Design of ultra-low power current mode logic gates using magnetic cells AEU-Int J Electr Commun 83 270-279
- [3] Kim YJ(2009)A multiple-pass ring oscillator based dual-loop phase-locked loop J Semiconductors 30 105014-478
- [4] Kong IS(2011)The design and analysis of dual-delay-path ring oscillators IEEE Trans Circuits Syst I Regul Pap 58 470-336
- [5] Kang JK(2000)Oscillator phase noise: a tutorial IEEE J Solid-State Circuits 35 326-145
- [6] Jamshidi V(2003)Single-ended to differential converter for multiple-stage single-ended ring oscillators IEEE J Solid-State Circuits 38 141-186
- [7] Fazeli M(2018)A low power CMOS-based VCO design with I-MOS varactor tuning control J Circuits Syst Comput 27 1850160-459
- [8] Danfeng C(2019)A new modified I-MOS varactor for linear range enhancement Microelectron J 90 181-221
- [9] Junyan R(2003)New wideband/dualband CMOS LC voltage-controlled oscillator IEE Proc Circuits Devices Syst 150 453-undefined
- [10] Jingjing D(2001)A 900-MHz CMOS low-phase-noise voltage-controlled ring scillator IEEE Trans Circuits Systems II Analog Digital Signal Process 48 216-undefined