Tradeoff exploration between reliability, power consumption, and execution time for embedded systems: The TSH tricriteria scheduling heuristic

被引:17
作者
Assayad I. [1 ]
Girault A. [2 ]
Kalla H. [3 ]
机构
[1] ENSEM (RTSE Team), University Hassan II, Casablanca
[2] POP ART Team and LIG Lab, INRIA and Grenoble University, Grenoble
[3] LaSTIC Lab, REDS Team, University of Batna, Batna
关键词
DVFS; Embedded systems; Multicriteria optimization; Multiprocessor scheduling; Pareto front; Power consumption; Reliability;
D O I
10.1007/s10009-012-0263-9
中图分类号
学科分类号
摘要
For autonomous critical real-time embedded (e.g., satellite), guaranteeing a very high level of reliability is as important as keeping the power consumption as low as possible. We propose an off-line scheduling heuristic which, from a given software application graph and a given multiprocessor architecture (homogeneous and fully connected), produces a static multiprocessor schedule that optimizes three criteria: its length (crucial for real-time systems), its reliability (crucial for dependable systems), and its power consumption (crucial for autonomous systems). Our tricriteria scheduling heuristic, called TSH, uses the active replication of the operations and the data-dependencies to increase the reliability and uses dynamic voltage and frequency scaling to lower the power consumption. We demonstrate the soundness of TSH. We also provide extensive simulation results to show how TSH behaves in practice: first, we run TSH on a single instance to provide the whole Pareto front in 3D; second, we compare TSH versus the ECS heuristic (Energy-Conscious Scheduling) from the literature; and third, we compare TSH versus an optimal Mixed Linear Integer Program. © 2012 Springer-Verlag Berlin Heidelberg.
引用
收藏
页码:229 / 245
页数:16
相关论文
共 30 条
  • [1] Avizienis A., Laprie J.-C., Randell B., Landwehr C., Basic concepts and taxonomy of dependable and secure computing, IEEE Trans. Dependable Secure Comput., 1, 1, pp. 11-33, (2004)
  • [2] Balaban H.S., Some effects of redundancy on system reliability, National symposium on reliability and quality control, pp. 385-402, (1960)
  • [3] Baleani M., Ferrari A., Mangeruca L., Peri M., Pezzini S., Sangiovanni-Vincentelli A., Fault-tolerant platforms for automotive safety-critical applications, International conference on compilers, (2003)
  • [4] Benoit A., Dufosse F., Girault A., Robert Y., Reliability and performance optimization of pipelined real-time systems, International Conference on Parallel Processing, ICPP'10, pp. 150-159, (2010)
  • [5] Burd T.D., Brodersen R.W., Energy efficient CMOS micro-processor design, Hawaii international conference on system sciences, HICSS'95, (1995)
  • [6] Colin A., Puaut I., Worst case execution time analysis for a processor with branch prediction, Real Time Syst., 18, 2-3, pp. 249-274, (2000)
  • [7] Ibm, ILOG CPLEX Optimizer, (2010)
  • [8] Dogan A., Ozguner F., Matching and scheduling algorithms for minimizing execution time and failure probability of applications in heterogeneous computing, IEEE Trans. Parallel Distrib. Syst., 13, 3, pp. 308-323, (2002)
  • [9] Elnozahy E., Kistler M., Rajamony R., Energy-efficient server clusters, Workshop on Power-Aware Computing Systems, WPACS'02, pp. 179-196, (2002)
  • [10] Ferdinand C., Heckmann R., Langenbach M., Martin F., Schmidt M., Theiling H., Thesing S., Wilhelm R., Reliable and precise WCET determination for a real-life processor, International Workshop on Embedded Software, EMSOFT'01. LNCS, 2211, (2001)