A survey of FPGA-based accelerators for convolutional neural networks

被引：3
|
作者：
Sparsh Mittal
机构：
[1] Indian Institute of Technology,Department of Computer Science and Engineering
来源：
Neural Computing and Applications | 2020年 / 32卷
关键词：
Deep learning; Neural network (NN); Convolutional NN (CNN); Binarized NN; Hardware architecture for machine learning; FPGA; Reconfigurable computing; Parallelization; Low power;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
Deep convolutional neural networks (CNNs) have recently shown very high accuracy in a wide range of cognitive tasks, and due to this, they have received significant interest from the researchers. Given the high computational demands of CNNs, custom hardware accelerators are vital for boosting their performance. The high energy efficiency, computing capabilities and reconfigurability of FPGA make it a promising platform for hardware acceleration of CNNs. In this paper, we present a survey of techniques for implementing and optimizing CNN algorithms on FPGA. We organize the works in several categories to bring out their similarities and differences. This paper is expected to be useful for researchers in the area of artificial intelligence, hardware architecture and system design.
引用
收藏
页码：1109 / 1139
页数：30
相关论文
共 50 条
  • [31] FPGA-based Convolutional Neural Network Design and Implementation
    Yan, Ruitao
    Yi, Jianjun
    He, Jie
    Zhao, Yifan
    2023 3RD ASIA-PACIFIC CONFERENCE ON COMMUNICATIONS TECHNOLOGY AND COMPUTER SCIENCE, ACCTCS, 2023, : 456 - 460
  • [32] A High Performance FPGA-based Accelerator for Large-Scale Convolutional Neural Networks
    Li, Huimin
    Fan, Xitian
    Jiao, Li
    Cao, Wei
    Zhou, Xuegong
    Wang, Lingli
    2016 26TH INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS (FPL), 2016,
  • [33] Optimizing FPGA-based Convolutional Neural Networks Accelerator for Image Super-Resolution
    Chang, Jung-Woo
    Kang, Suk-Ju
    2018 23RD ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2018, : 343 - 348
  • [34] Light-OPU: An FPGA-based Overlay Processor for Lightweight Convolutional Neural Networks
    Yu, Yunxuan
    Zhao, Tiandong
    Wang, Kun
    He, Lei
    2020 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA '20), 2020, : 122 - 132
  • [35] Exploration and Generation of Efficient FPGA-based Deep Neural Network Accelerators
    Ali, Nermine
    Philippe, Jean-Marc
    Tain, Benoit
    Coussy, Philippe
    2021 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS (SIPS 2021), 2021, : 123 - 128
  • [36] Computing Models for FPGA-Based Accelerators
    Herbordt, Martin C.
    Gu, Yongfeng
    VanCourt, Tom
    Model, Josh
    Sukhwani, Bharat
    Chiu, Matt
    COMPUTING IN SCIENCE & ENGINEERING, 2008, 10 (06) : 35 - 45
  • [37] FPGA-Based Accelerators of Deep Learning Networks for Learning and Classification: A Review
    Shawahna, Ahmad
    Sait, Sadiq M.
    El-Maleh, Aiman
    IEEE ACCESS, 2019, 7 : 7823 - 7859
  • [38] An FPGA-based Accelerator Platform Implements for Convolutional Neural Network
    Meng, Xiao
    Yu, Lixin
    Qin, Zhiyong
    2019 THE 3RD INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPILATION, COMPUTING AND COMMUNICATIONS (HP3C 2019), 2019, : 25 - 28
  • [39] Modulation recognition using an FPGA-based convolutional neural network
    Liu, Xueyuan
    Shang, Jing
    Leong, Philip H. W.
    Liu, Cheng
    2019 22ND INTERNATIONAL CONFERENCE ON ELECTRICAL MACHINES AND SYSTEMS (ICEMS 2019), 2019, : 3165 - 3170
  • [40] Automatic Tool for Fast Generation of Custom Convolutional Neural Networks Accelerators for FPGA
    Rivera-Acosta, Miguel
    Ortega-Cisneros, Susana
    Rivera, Jorge
    ELECTRONICS, 2019, 8 (06)
12345