A survey of FPGA-based accelerators for convolutional neural networks

被引：3
|
作者：
Sparsh Mittal
机构：
[1] Indian Institute of Technology,Department of Computer Science and Engineering
来源：
Neural Computing and Applications | 2020年 / 32卷
关键词：
Deep learning; Neural network (NN); Convolutional NN (CNN); Binarized NN; Hardware architecture for machine learning; FPGA; Reconfigurable computing; Parallelization; Low power;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
Deep convolutional neural networks (CNNs) have recently shown very high accuracy in a wide range of cognitive tasks, and due to this, they have received significant interest from the researchers. Given the high computational demands of CNNs, custom hardware accelerators are vital for boosting their performance. The high energy efficiency, computing capabilities and reconfigurability of FPGA make it a promising platform for hardware acceleration of CNNs. In this paper, we present a survey of techniques for implementing and optimizing CNN algorithms on FPGA. We organize the works in several categories to bring out their similarities and differences. This paper is expected to be useful for researchers in the area of artificial intelligence, hardware architecture and system design.
引用
收藏
页码：1109 / 1139
页数：30
相关论文
共 50 条
  • [21] Latency-Driven Design for FPGA-based Convolutional Neural Networks
    Venieris, Stylianos I.
    Bouganis, Christos-Savvas
    2017 27TH INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS (FPL), 2017,
  • [22] Optimizing Temporal Convolutional Network Inference on FPGA-Based Accelerators
    Carreras, Marco
    Deriu, Gianfranco
    Raffo, Luigi
    Benini, Luca
    Meloni, Paolo
    IEEE JOURNAL ON EMERGING AND SELECTED TOPICS IN CIRCUITS AND SYSTEMS, 2020, 10 (03) : 348 - 361
  • [23] A Survey and Taxonomy of FPGA-based Deep Learning Accelerators
    Blaiech, Ahmed Ghazi
    Ben Khalifa, Khaled
    Valderrama, Carlos
    Fernandes, Marcelo A. C.
    Bedoui, Mohamed Hedi
    JOURNAL OF SYSTEMS ARCHITECTURE, 2019, 98 : 331 - 345
  • [24] WinoNN: Optimizing FPGA-Based Convolutional Neural Network Accelerators Using Sparse Winograd Algorithm
    Wang, Xuan
    Wang, Chao
    Cao, Jing
    Gong, Lei
    Zhou, Xuehai
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2020, 39 (11) : 4290 - 4302
  • [25] An FPGA-Based Convolutional Neural Network Coprocessor
    Qiu, Changpei
    Wang, Xin'an
    Zhao, Tianxia
    Li, Qiuping
    Wang, Bo
    Wang, Hu
    WIRELESS COMMUNICATIONS & MOBILE COMPUTING, 2021, 2021
  • [26] Design Space Exploration of FPGA Accelerators for Convolutional Neural Networks
    Rahman, Atul
    Oh, Sangyun
    Lee, Jongeun
    Choi, Kiyoung
    PROCEEDINGS OF THE 2017 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2017, : 1147 - 1152
  • [27] CNP: AN FPGA-BASED PROCESSOR FOR CONVOLUTIONAL NETWORKS
    Farabet, Clement
    Poulet, Cyril
    Han, Jefferson Y.
    LeCun, Yann
    FPL: 2009 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, 2009, : 32 - +
  • [28] F-CNN: An FPGA-based Framework for Training Convolutional Neural Networks
    Zhao, Wenlai
    Fu, Haohuan
    Luk, Wayne
    Yu, Teng
    Wang, Shaojun
    Feng, Bo
    Ma, Yuchun
    Yang, Guangwen
    2016 IEEE 27TH INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS (ASAP), 2016, : 107 - 114
  • [29] FFConv: An FPGA-based Accelerator for Fast Convolution Layers in Convolutional Neural Networks
    Ahmad, Afzal
    Pasha, Muhammad Adeel
    ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2020, 19 (02)
  • [30] Optimizing FPGA-Based Convolutional Neural Network Performance
    Kao, Chi-Chou
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2023, 32 (15)
12345