A survey of FPGA-based accelerators for convolutional neural networks

被引：3
|
作者：
Sparsh Mittal
机构：
[1] Indian Institute of Technology,Department of Computer Science and Engineering
来源：
Neural Computing and Applications | 2020年 / 32卷
关键词：
Deep learning; Neural network (NN); Convolutional NN (CNN); Binarized NN; Hardware architecture for machine learning; FPGA; Reconfigurable computing; Parallelization; Low power;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
Deep convolutional neural networks (CNNs) have recently shown very high accuracy in a wide range of cognitive tasks, and due to this, they have received significant interest from the researchers. Given the high computational demands of CNNs, custom hardware accelerators are vital for boosting their performance. The high energy efficiency, computing capabilities and reconfigurability of FPGA make it a promising platform for hardware acceleration of CNNs. In this paper, we present a survey of techniques for implementing and optimizing CNN algorithms on FPGA. We organize the works in several categories to bring out their similarities and differences. This paper is expected to be useful for researchers in the area of artificial intelligence, hardware architecture and system design.
引用
收藏
页码：1109 / 1139
页数：30
相关论文
共 50 条
  • [1] A survey of FPGA-based accelerators for convolutional neural networks
    Mittal, Sparsh
    NEURAL COMPUTING & APPLICATIONS, 2020, 32 (04) : 1109 - 1139
  • [2] A survey of graph convolutional networks (GCNs) in FPGA-based accelerators
    Procaccini, Marco
    Sahebi, Amin
    Giorgi, Roberto
    JOURNAL OF BIG DATA, 2024, 11 (01)
  • [3] Optimisation of FPGA-Based Designs for Convolutional Neural Networks
    Bonifus, P. L.
    Thomas, Ann Mary
    Antony, Jobin K.
    SMART SENSORS MEASUREMENT AND INSTRUMENTATION, CISCON 2021, 2023, 957 : 209 - 221
  • [4] Composite FPGA-based Accelerator for Deep Convolutional Neural Networks
    HuanZhang
    YuanYang
    YangXiao
    2019 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2019,
  • [5] Convolutional Neural Networks using FPGA-based Pipelining
    Ali G.A.
    Ali A.H.
    Iraqi Journal for Computer Science and Mathematics, 2023, 4 (02): : 215 - 223
  • [6] FPGA-Based Acceleration for Bayesian Convolutional Neural Networks
    Fan, Hongxiang
    Ferianc, Martin
    Que, Zhiqiang
    Liu, Shuanglong
    Niu, Xinyu
    Rodrigues, Miguel R. D.
    Luk, Wayne
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2022, 41 (12) : 5343 - 5356
  • [7] FPGA-based Accelerator for Deep Convolutional Neural Networks for the SPARK Environment
    Morcel, Raghid
    Ezzeddine, Mazen
    Akkary, Haitham
    2016 IEEE INTERNATIONAL CONFERENCE ON SMART CLOUD (SMARTCLOUD), 2016, : 126 - 133
  • [8] A Survey and Taxonomy of FPGA-based Deep Learning Accelerators
    Blaiech, Ahmed Ghazi
    Ben Khalifa, Khaled
    Valderrama, Carlos
    Fernandes, Marcelo A. C.
    Bedoui, Mohamed Hedi
    JOURNAL OF SYSTEMS ARCHITECTURE, 2019, 98 : 331 - 345
  • [9] Using Data Compression for Optimizing FPGA-Based Convolutional Neural Network Accelerators
    Guan, Yijin
    Xu, Ningyi
    Zhang, Chen
    Yuan, Zhihang
    Cong, Jason
    ADVANCED PARALLEL PROCESSING TECHNOLOGIES, 2017, 10561 : 14 - 26
  • [10] An FPGA-based Accelerator Implementation for Deep Convolutional Neural Networks
    Zhou, Yongmei
    Jiang, Jingfei
    PROCEEDINGS OF 2015 4TH INTERNATIONAL CONFERENCE ON COMPUTER SCIENCE AND NETWORK TECHNOLOGY (ICCSNT 2015), 2015, : 829 - 832
12345