On the formal interpretation and behavioural consistency checking of SysML blocks

被引:0
作者
Jaco Jacobs
Andrew Simpson
机构
[1] University of Oxford,Department of Computer Science
来源
Software & Systems Modeling | 2017年 / 16卷
关键词
SysML; CSP; State machines; Activities; Blocks;
D O I
暂无
中图分类号
学科分类号
摘要
The Systems Modeling Language (SysML) is a semi-formal, graphical modelling language used in the specification and design of systems. We describe how Communicating Sequential Processes (CSP) and its associated refinement checker, FDR3, may be used to underpin an approach that facilitates the refinement checking of the behavioural consistency of SysML diagrams. We achieve this by utilising CSP as a semantic domain for reasoning about SysML behavioural aspects: activities and state machines are given a formal, process-algebraic semantics. These behaviours execute within the context of the structural diagrams to which they relate, and this is reflected in the CSP descriptions that depict their characteristic patterns of interaction. We describe how CSP and FDR3 can be used in conjunction with SysML in a formal, top-down approach to systems engineering. Moreover, the compositionality afforded by CSP alleviates the state space explosion problem frequently encountered with complex formal models and complements the top-down approach of SysML. Typically, a system is composed from constituent systems using the concept of blocks. SysML permits two alternative interpretations with regard to the behaviour of the resulting composition. We argue that the use of a process-algebraic formalism enables us to explore the relationships between these interpretations in a more rigorous fashion than would otherwise be the case.
引用
收藏
页码:1145 / 1178
页数:33
相关论文
共 31 条
  • [21] Design of IEC 61131-3 Function Blocks using SysML
    Chiron, Fabien
    Kouiss, Khalid
    2007 MEDITERRANEAN CONFERENCE ON CONTROL & AUTOMATION, VOLS 1-4, 2007, : 915 - 919
  • [22] A Lightweight Approach to the Concurrent Use and Integration of SysML and Formal Methods in Systems Design
    Thorburn, Robert
    Sassone, Vladimiro
    Fathabadi, Asieh Salehi
    Aniello, Leonardo
    Butler, Michael
    Dghaym, Dana
    Hoang, Thai Son
    ACM/IEEE 25TH INTERNATIONAL CONFERENCE ON MODEL DRIVEN ENGINEERING LANGUAGES AND SYSTEMS, MODELS 2022 COMPANION, 2022, : 83 - 84
  • [23] Formal verification of Time Constrains SysML Internal Block Diagram using PRISM
    Ali, Sajjad
    Basit-Ur-Rahim, Muhammad Abdul
    Arif, Fahim
    2015 15TH INTERNATIONAL CONFERENCE ON COMPUTATIONAL SCIENCE AND ITS APPLICATIONS (ICCSA), 2015, : 62 - 66
  • [24] Interactive tool support for CSP ∥ B consistency checking
    Evans, Neil
    Treharne, Helen
    FORMAL ASPECTS OF COMPUTING, 2007, 19 (03) : 277 - 302
  • [25] Formal verification of SysML diagram using case studies of real-time system
    Ali, Sajjad
    INNOVATIONS IN SYSTEMS AND SOFTWARE ENGINEERING, 2018, 14 (04) : 245 - 262
  • [26] Towards the Formal Verification of SysML Specifications : Translation of Activity Diagrams into Modular Petri Nets
    Rahim, Messaoud
    Hammad, Ahmed
    Boukala-Ioualalen, Malika
    3RD INTERNATIONAL CONFERENCE ON APPLIED COMPUTING AND INFORMATION TECHNOLOGY (ACIT 2015) 2ND INTERNATIONAL CONFERENCE ON COMPUTATIONAL SCIENCE AND INTELLIGENCE (CSI 2015), 2015, : 509 - 516
  • [27] Formal Verification of Internal Block Diagram of SysML for Modeling Real-Time System
    Ali, Sajjad
    Basit-Ur-Rahim, Muhammad Abdul
    Arif, Fahim
    2015 16TH IEEE/ACIS INTERNATIONAL CONFERENCE ON SOFTWARE ENGINEERING, ARTIFICIAL INTELLIGENCE, NETWORKING AND PARALLEL/DISTRIBUTED COMPUTING (SNPD), 2015, : 617 - 622
  • [28] Generating Formal Software Architecture Descriptions from Semi-Formal SysML-Based Models: A Model-Driven Approach
    Araujo, Camila
    Batista, Thais
    Cavalcante, Everton
    Oquendo, Flavio
    COMPUTATIONAL SCIENCE AND ITS APPLICATIONS, ICCSA 2021, PT III, 2021, 12951 : 394 - 410
  • [29] Linking Semantic Models to Support CSP parallel to B Consistency Checking
    Evans, Neil
    Treharne, Helen
    ELECTRONIC NOTES IN THEORETICAL COMPUTER SCIENCE, 2006, 145 : 201 - 217
  • [30] Formal specification and security verification of the IDKE protocol using FDR model checking
    Soltwisch, R
    Tegeler, F
    Hogrefe, D
    2005 13TH IEEE INTERNATIONAL CONFERENCE ON NETWORKS JOINTLY HELD WITH THE 2005 7TH IEEE MALAYSIA INTERNATIONAL CONFERENCE ON COMMUNICATIONS, PROCEEDINGS 1 AND 2, 2005, : 329 - 334