The cost-effective fault detection and fault location approach for communication channels in NoC

被引:1
作者
Babak Aghaei
Kambiz Badie
Ahmad Khademzadeh
Midia Reshadi
机构
[1] Islamic Azad University,Department of Computer Engineering, Science and Research Branch
[2] ITRC,Iran Telecommunication Research Center
来源
The Journal of Supercomputing | 2017年 / 73卷
关键词
Network on chip; Communication test mechanism; Fault detection; Fault location; Test coverage;
D O I
暂无
中图分类号
学科分类号
摘要
In the current paper, we propose a new online search, fault detection, and fault location approach for short faults in network on chip communication channels. The approach proposed consists of a built-in self-test as well as a packet/flit comparings module embedded in the network adapter and a router, respectively. The approach is mainly characterized by the fact that, firstly, the diagnosis and location processes are simultaneously carried out after which the test time is minimized. Secondly, the approach updates the NoC routing tables far less costly in a parallel fashion. Thirdly, insignificant hardware is added to the system. The high scalability in the approach, in addition, leads to 100% test coverage, 71.4% capability of detecting faulty channels, and 100% detected faults location in one round (two phases). The simulation results show that the approach hardware is optimized compared with the previous methodologies.
引用
收藏
页码:5034 / 5052
页数:18
相关论文
共 40 条
[1]  
Agarwal A(2009)Survey of network on chip (NoC) architectures & contributions J Eng Comput Archit 3 21-27
[2]  
Iskander C(2002)Comprehensive study on designing memory BIST: algorithms, implementations and trade-offs Ann Arbor 1001 48109-52122
[3]  
Shankar R(2008)A high-fault-coverage approach for the test of data, control, and handshake interconnects in mesh networks-on-chip IEEE Trans Comput N Y 57 1202-1215
[4]  
Cheng AC(2003)Bringing communication networks on a chip: test and verification implications IEEE Commun Mag 41 74-81
[5]  
Cota EF(2004)Reusing an on-chip network for the test of core-based systems ACM Trans Des Autom Electron Syst (TODAES) 9 471-499
[6]  
Kastensmidt FGdL(2007)Wrapper design for the reuse of a bus, network-on-chip, or other functional interconnect as test access mechanism IET Comput Digit Tech 1 197-206
[7]  
Santos MCd(2011)Online-structural testing of routers in network on chip World Appl Sci J 14 1374-1383
[8]  
Hervé MB(1974)Testing for faults in wiring networks IEEE Trans Comput 100 358-363
[9]  
Almeida PRVd(2014)At-speed distributed functional testing to detect logic and delay faults in NoCs IEEE Trans Comput 63 703-717
[10]  
Meirelles PRM(2005)Æthereal network on chip: concepts, architectures, and implementations IEEE Des Test Comput 22 414-421