共 40 条
[1]
Agarwal A(2009)Survey of network on chip (NoC) architectures & contributions J Eng Comput Archit 3 21-27
[2]
Iskander C(2002)Comprehensive study on designing memory BIST: algorithms, implementations and trade-offs Ann Arbor 1001 48109-52122
[3]
Shankar R(2008)A high-fault-coverage approach for the test of data, control, and handshake interconnects in mesh networks-on-chip IEEE Trans Comput N Y 57 1202-1215
[4]
Cheng AC(2003)Bringing communication networks on a chip: test and verification implications IEEE Commun Mag 41 74-81
[5]
Cota EF(2004)Reusing an on-chip network for the test of core-based systems ACM Trans Des Autom Electron Syst (TODAES) 9 471-499
[6]
Kastensmidt FGdL(2007)Wrapper design for the reuse of a bus, network-on-chip, or other functional interconnect as test access mechanism IET Comput Digit Tech 1 197-206
[7]
Santos MCd(2011)Online-structural testing of routers in network on chip World Appl Sci J 14 1374-1383
[8]
Hervé MB(1974)Testing for faults in wiring networks IEEE Trans Comput 100 358-363
[9]
Almeida PRVd(2014)At-speed distributed functional testing to detect logic and delay faults in NoCs IEEE Trans Comput 63 703-717
[10]
Meirelles PRM(2005)Æthereal network on chip: concepts, architectures, and implementations IEEE Des Test Comput 22 414-421