Novel submodule voltage balancing topology for hybrid modular multilevel converters

被引:0
作者
Yiqi Liu
Yanchao Liu
Yonglin Jin
Jianlong Chen
机构
[1] Northeast Forestry University,College of Mechanical and Electrical Engineering
来源
Journal of Power Electronics | 2021年 / 21卷
关键词
Diode-clamped circuit; Modular multilevel converter; Topology; Voltage balancing;
D O I
暂无
中图分类号
学科分类号
摘要
A hybrid modular multilevel converter (HMMC) topology based on a bidirectional diode clamp circuit is proposed in this paper. The proposed topology ensures that the voltages at the ends of the capacitance between the two leads of each sub-module in the same phase are clamped to be equal to each other through the diode clamp circuit. The balancing process through the diode clamp circuit is bidirectional, which is only achieved by the diode clamp circuit. This topology has two advantages when compared with the traditional voltage balance control method. First, the framework used for controlling the entire structure is simplified while the link controlling the voltage balance is eliminated. Second, the control schemes used for the voltage balance are simplified, and the number of the corresponding high-frequency voltage sensors is reduced. Hence, the complexity of the system control is decreased, and communication is realized more easily. When compared with other voltage balancing circuits, the proposed circuit achieves bidirectional equalization and reduces the usage of the inductors. Then, the hardware cost is reduced. Finally, the feasibility of the proposed converter is verified by simulation results given in MATLAB/Simulink.
引用
收藏
页码:1416 / 1426
页数:10
相关论文
共 50 条
[21]   Switch-Clamped Modular Multilevel Converters With Sensorless Voltage Balancing Control [J].
Tashakor, Nima ;
Kilictas, Muhammet ;
Fang, Jingyang ;
Goetz, Stefan M. .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2021, 68 (10) :9586-9597
[22]   Novel Voltage Balancing Techniques for Modular Multilevel PV Inverters [J].
Mishra, Rahul ;
Agarwal, Vivek .
2018 IEEE INDUSTRY APPLICATIONS SOCIETY ANNUAL MEETING (IAS), 2018,
[23]   Novel Capacitor Voltage Balancing Algorithm for Modular Multilevel Converter [J].
Moranchel, M. ;
Bueno, E. J. ;
Rodriguez, F. J. ;
Sanz, I. .
IECON 2014 - 40TH ANNUAL CONFERENCE OF THE IEEE INDUSTRIAL ELECTRONICS SOCIETY, 2014, :4697-4701
[24]   Capacitance Estimation of the Submodule Capacitors in Modular Multilevel Converters for HVDC Applications [J].
Jo, Yun-Jae ;
Thanh Hai Nguyen ;
Lee, Dong-Choon .
JOURNAL OF POWER ELECTRONICS, 2016, 16 (05) :1752-1762
[25]   A Comprehensive Review on Modular Multilevel Converters, Submodule Topologies, and Modulation Techniques [J].
Barros, Luis A. M. ;
Martins, Antonio P. ;
Pinto, Jose Gabriel .
ENERGIES, 2022, 15 (03)
[26]   A generalized capacitor voltage balancing scheme and sampling frequency analysis for modular multilevel converters [J].
Kurtoglu, Mehmet ;
Eroglu, Fatih ;
Vural, Ahmet Mete .
JOURNAL OF THE FACULTY OF ENGINEERING AND ARCHITECTURE OF GAZI UNIVERSITY, 2023, 38 (02) :753-769
[27]   A novel voltage balancing control method for Flying Capacitor multilevel converters [J].
Feng, CM ;
Liang, J ;
Agelidis, VG .
IECON'03: THE 29TH ANNUAL CONFERENCE OF THE IEEE INDUSTRIAL ELECTRONICS SOCIETY, VOLS 1 - 3, PROCEEDINGS, 2003, :1179-1184
[28]   A Novel Submodule Voltage Balancing Scheme for Modular Multilevel Cascade Converter-Double-Star Chopper-Cells (MMCC-DSCC) Based STATCOM [J].
Jin, Yu ;
Xiao, Qian ;
Dong, Chaoyu ;
Jia, Hongjie ;
Mu, Yunfei ;
Xie, Bing ;
Ji, Yanchao ;
Chaudhary, Sanjay K. ;
Teodorescu, Remus .
IEEE ACCESS, 2019, 7 :83058-83073
[29]   Transient Voltage Dip Mitigation System Based On Hybrid Modular Multilevel Converters [J].
Colmenero, Manuel ;
Blanquez, Francisco R. ;
Kahle, Karsten .
2020 22ND EUROPEAN CONFERENCE ON POWER ELECTRONICS AND APPLICATIONS (EPE'20 ECCE EUROPE), 2020,
[30]   Submodule capacitor parameter design of modular multilevel converters to avoid system resonance [J].
Liu, Pu ;
Wang, Yue ;
Lei, Wanjun .
Zhongguo Dianji Gongcheng Xuebao/Proceedings of the Chinese Society of Electrical Engineering, 2015, 35 (07) :1713-1722