共 50 条
- [41] Digital background calibration algorithm and its FPGA implementation for timing mismatch correction of time-interleaved ADC Analog Integrated Circuits and Signal Processing, 2019, 99 : 299 - 310
- [45] A Low-Complexity Correlation-Based Time Skew Estimation Technique for Time-Interleaved SAR ADCs 2017 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2017, : 332 - 335
- [46] A simple, digital method for background estimation of timing mismatches in time-interleaved ADCs PRZEGLAD ELEKTROTECHNICZNY, 2022, 98 (09): : 174 - 177
- [48] Explicit formula for channel mismatch effects in time-interleaved ADC systems IMTC/2000: PROCEEDINGS OF THE 17TH IEEE INSTRUMENTATION AND MEASUREMENT TECHNOLOGY CONFERENCE: SMART CONNECTIVITY: INTEGRATING MEASUREMENT AND CONTROL, 2000, : 763 - 768
- [50] Analysis of Combined Channel Mismatch Effects in Time-Interleaved ADC Systems IEEE CIRCUITS AND SYSTEMS INTERNATIONAL CONFERENCE ON TESTING AND DIAGNOSIS, 2009, : 293 - 296