Design and verification of a lightweight reliable virtual machine monitor for a many-core architecture

被引:0
|
作者
Yuehua Dai
Yi Shi
Yong Qi
Jianbao Ren
Peijian Wang
机构
[1] Xi’an Jiaotong University,School of Electronic and Information Engineering
来源
Frontiers of Computer Science | 2013年 / 7卷
关键词
virtual machine monitor; model; operating system; many core; formal verification;
D O I
暂无
中图分类号
学科分类号
摘要
Virtual machine monitors (VMMs) play a central role in cloud computing. Their reliability and availability are critical for cloud computing. Virtualization and device emulation make the VMM code base large and the interface between OS and VMM complex. This results in a code base that is very hard to verify the security of the VMM. For example, a misuse of a VMM hyper-call by a malicious guest OS can corrupt the whole VMM. The complexity of the VMM also makes it hard to formally verify the correctness of the system’s behavior. In this paper a new VMM, operating system virtualization (OSV), is proposed. The multiprocessor boot interface and memory configuration interface are virtualized in OSV at boot time in the Linux kernel. After booting, only inter-processor interrupt operations are intercepted by OSV, which makes the interface between OSV and OS simple. The interface is verified using formal model checking, which ensures a malicious OS cannot attack OSV through the interface. Currently, OSV is implemented based on the AMD Opteron multi-core server architecture. Evaluation results show that Linux running on OSV has a similar performance to native Linux. OSV has a performance improvement of 4%–13% over Xen.
引用
收藏
页码:34 / 43
页数:9
相关论文
共 50 条
  • [1] Design and verification of a lightweight reliable virtual machine monitor for a many-core architecture
    Dai, Yuehua
    Shi, Yi
    Qi, Yong
    Ren, Jianbao
    Wang, Peijian
    FRONTIERS OF COMPUTER SCIENCE, 2013, 7 (01) : 34 - 43
  • [2] Circuit Modeling for Practical Many-core Architecture Design Exploration
    Truong, Dean N.
    Baas, Bevan M.
    PROCEEDINGS OF THE 47TH DESIGN AUTOMATION CONFERENCE, 2010, : 627 - 628
  • [3] Defragmentation of Tasks in Many-Core Architecture
    Pathania, Anuj
    Venkataramani, Vanchinathan
    Shafique, Muhammad
    Mitra, Tulika
    Henkel, Joerg
    ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION, 2017, 14 (01)
  • [4] BLOCK-BASED HARDWARE SCHEDULER DESIGN ON MANY-CORE ARCHITECTURE
    Ju, Lihan
    Pan, Ping
    Quan, Baixing
    Chen, Tianzhou
    Wu, Minghui
    2012 IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS (ISIE), 2012, : 814 - 819
  • [5] Reliable Ultra-Low-Voltage Cache Design for Many-Core Systems
    Zhang, Meilin
    Stojanovic, Vladimir M.
    Ampadu, Paul
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2012, 59 (12) : 858 - 862
  • [6] Performance of a Hardware Scheduler for Many-Core Architecture
    Avron, Itai
    Ginosar, Ran
    2012 IEEE 14TH INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING AND COMMUNICATIONS & 2012 IEEE 9TH INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE AND SYSTEMS (HPCC-ICESS), 2012, : 151 - 160
  • [7] Study on the Mapping of Streaming Application on Many-Core Architecture
    Yu, Lei
    Liu, Zhiyong
    Fan, Dongrui
    Ma, Yike
    Song, Fenglong
    Ye, Xiaochun
    Xu, Weizhi
    INFORMATION TECHNOLOGY FOR MANUFACTURING SYSTEMS II, PTS 1-3, 2011, 58-60 : 298 - 303
  • [8] Stochastic testing of processing cores in a many-core architecture
    Kamran, Arezoo
    Navabi, Zainalabedin
    INTEGRATION-THE VLSI JOURNAL, 2016, 55 : 183 - 193
  • [9] FROM GPGPU TO MANY-CORE: NVIDIA FERMI AND INTEL MANY INTEGRATED CORE ARCHITECTURE
    Heinecke, Alexander
    Klemm, Michael
    Bungartz, Hans-Joachim
    COMPUTING IN SCIENCE & ENGINEERING, 2012, 14 (02) : 78 - 83
  • [10] SCC: A FLEXIBLE ARCHITECTURE FOR MANY-CORE PLATFORM RESEARCH
    Gries, Matthias
    Hoffmann, Ulrich
    Konow, Michael
    Riepen, Michael
    COMPUTING IN SCIENCE & ENGINEERING, 2011, 13 (06) : 79 - 83