TM: a new and simple topology for interconnection networks

被引:0
作者
Xinyu Wang
Dong Xiang
Zhigang Yu
机构
[1] Tsinghua University,Department of Computer Science and Technology
[2] Tsinghua University,School of Software
来源
The Journal of Supercomputing | 2013年 / 66卷
关键词
Interconnect architecture; Topology; Mesh; TM; Virtual network partitioning;
D O I
暂无
中图分类号
学科分类号
摘要
The selection of a topology is essential to the performance of interconnection networks, so designing a new, cost-effective topology is very significant. 2D mesh is one of the most popular topologies. However, the diameter and average distance of a 2D mesh are large enough to greatly influence the performance of the network. This paper presents a novel topology called TM, which combines the advantages of both a 2D torus and a 2D mesh. For an n×n network, the total number of links in a TM is the same as that in a mesh, while the diameter of a TM is extremely close to that of a torus. Besides, the average distance of a TM is at the middle of that of a torus and that of a mesh. To prevent deadlocks in TMs, a virtual network partitioning scheme is adopted into the TM network. Moreover, both of the deterministic and fully-adaptive routing techniques in TMs are proposed in this paper. Compared to mesh, the TM network provides average distance and diameter reduction, which contributes to the performance enhancement. Sufficient simulation results are presented to show the effectiveness of the TM network, and the new routing schemes proposed for it, by comparing with the mesh network. Compared to the torus, which requires at least 3 virtual channels to support fully-adaptive routing, the TM network can support fully-adaptive routing with only 2 virtual channels. Seen from the experimental results, in most cases, the performance of TM is worse than the torus, while in some cases, the performance of TM is comparable to torus or even better than the torus.
引用
收藏
页码:514 / 538
页数:24
相关论文
共 37 条
[1]  
Samatham MR(1989)The de Bruijn multiprocessor network: a versatile parallel processing and sorting network for VLSI IEEE Trans Comput 38 567-581
[2]  
Pradhan DK(2006)The Networks 47 26-36
[3]  
Hsieh SY(2012)-degree Cayley graph and its topological properties J Comput Electr Eng 38 801-810
[4]  
Hsiao TT(2001)A novel 3D NoC architecture based on De Bruijn graph IBM Syst J 40 310-327
[5]  
Chen Y(2005)Blue gene: a vision for protein science using a petaflop supercomputer IBM J Res Dev 49 265-276
[6]  
Hu J(2006)Blue gene/L torus interconnection network IEEE MICRO 26 41-57
[7]  
Ling X(2009)Seastar interconnect: balanced bandwidth for scalable performance IEEE Trans Comput 58 32-45
[8]  
Huang T(2012)Networks-on chip in a three-dimensional environment: a performance evaluation Adv Electr Comput Eng 12 19-24
[9]  
Allen FE(2008)A performance analytical strategy for network-on-chip router with input buffer architecture J Syst Archit 54 1164-1178
[10]  
Adiga NR(1991)Unicast-based fault-tolerant multicasting in wormhole-routed hypercubes IEEE Trans Comput 40 2-12