A 17-level quadruple boost switched-capacitor inverter with reduced devices and limited charge current

被引:0
作者
Majid Hosseinpour
Masoumeh Derakhshandeh
Ali Seifi
Mahdi Shahparasti
机构
[1] University of Mohaghegh Ardabili,Department of Electrical and Computer Engineering
[2] University of Vaasa,School of Technology and Innovations
来源
Scientific Reports | / 14卷
关键词
D O I
暂无
中图分类号
学科分类号
摘要
In this paper, a quadruple boost switched-capacitor multi-level inverter is proposed. The proposed structure utilizes a DC source, 11 switches, and a diode to achieve 17-level output voltage levels. This structure consists of three capacitors with the ability for self-balancing voltages. The capacitors achieve automatic voltage balancing through a series/parallel connection with the input voltage source. To control the switching pulses of the switches, level-shifted pulse width modulation (LS-PWM) strategy has been employed. A comparative evaluation has been performed between the proposed structure and structures presented in recent articles, considering various parameters such as voltage gain, number of DC sources, number of semiconductor devices, maximum blocking voltage (MBV), and total standing voltage (TSV). Considering this comparison, the lower number of semiconductor devices for generating a 17-level output with suitable voltage gain, and especially the cost-effectiveness of the structure, are the main advantages of the proposed configuration. In addition, a soft charging method has been employed to limit the inrush current of capacitors. Moreover, the power losses of the proposed structure have been investigated, indicating its acceptable efficiency. Finally, for the analysis and validation of the proposed structure's performance, an experimental prototype has been implemented and evaluated under various conditions. The results indicate satisfactory performance of the proposed structure under various stable and dynamic operating conditions.
引用
收藏
相关论文
共 153 条
  • [1] Samanbakhsh R(2021)A new asymmetric cascaded multilevel converter topology with reduced voltage stress and number of switches IEEE Access 9 92276-92287
  • [2] Ibanez FM(2020)Voltage source multilevel inverters with reduced device count: Topological review and novel comparative factors IEEE Trans. Power Electron. 36 2720-2747
  • [3] Koohi P(2021)Analysis and implementation of a new asymmetric double H-bridge multilevel inverter Int. J. Circuit Theory Appl. 49 4012-4026
  • [4] Martin F(2020)A new configurable topology for multilevel inverter with reduced switching components IEEE Access 8 188726-188741
  • [5] Salem A(2019)Direct torque control of low-voltage three-phase induction motor using a three-level eight-switch inverter Arab. J. Sci. Eng. 44 7121-7131
  • [6] Van Khang H(2019)Recently developed reduced switch multilevel inverter for renewable energy integration and drives application: Topologies, comprehensive analysis and comparative evaluation IEEE Access 7 54888-54909
  • [7] Robbersmyr KG(2018)Comprehensive analysis of single-phase full-bridge asymmetrical flying capacitor inverters IEEE Trans. Ind. Appl. 55 1775-1786
  • [8] Norambuena M(2021)Recent trends and review on switched-capacitor-based single-stage boost multilevel inverter Int. Trans. Electr. Energy Syst. 31 11209-11243
  • [9] Rodriguez J(2022)Switched-capacitor multilevel inverters: A comprehensive review IEEE Trans. Power Electron. 37 2587-2599
  • [10] Siddique MD(2023)A single-source switched-capacitor based 13-level sextuple boost inverter with reduced component count and low THD IET Gener. Transm. Distrib. 17 96416-96429